首页>
外国专利>
Circuit arrangement for the verification of the in-sequence start-up of a dual-channel fail-safe microcomputer sequential logic system, in particular for railway security equipment
Circuit arrangement for the verification of the in-sequence start-up of a dual-channel fail-safe microcomputer sequential logic system, in particular for railway security equipment
展开▼
机译：用于验证双通道故障安全微机顺序逻辑系统（特别是铁路安全设备）的按序启动的电路装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
1. Circuit arrangement for testing the in-sequence start-up of a duel-channel fail-safe microcomputer sequential logic system, in particular for railway security equipment, having microcomputers which process the same information on two channels, the signals of which microcomputers are tested bit by bit in a plurality of comparators, no switch-off being triggered only in the event of complete, continuous correct sequencing of all bit pairs, and memories for test programmes being provided which are used at least during the time of the start-up of the microcomputer sequential logic system for test purposes, characterized in that after the start-up of the microcomputer sequential logic system at least the information provided by the one channel (MC2) for a comparator (VRn) is fed in a fixed predetermined number of successive processing steps per test programme, inverted by means of a controllable inverter (ER), and in that switching means (ZR) are provided which, at the beginning of the predetermined number of processing steps, activate the inverter (ER) and deactivate it again after the predetermined number of processing steps.
展开▼
