首页> 外国专利> A method for the production of partial areas in planar semiconductor devices, which, by means of dielectric material with respect to one another and against the remaining regions of the half conductors are insulated body

A method for the production of partial areas in planar semiconductor devices, which, by means of dielectric material with respect to one another and against the remaining regions of the half conductors are insulated body

机译:一种用于制造平面半导体器件中的部分区域的方法,该部分区域通过介电材料彼此相对并抵靠半导体的其余区域而被绝缘

摘要

A method for fabricating dielectric isolated integrated devices which allows the formation of a truly planar surface. The method includes etching isolation channels in a semiconductor substrate through a suitable mask. The mask pattern is designed to enhance deeper etching at certain locations in the isolation channels. A dielectric layer is formed over the exposed surfaces of the isolation channels and a semiconductor material is grown in the channels. The deeper etched locations which are now filled with dielectric isolation are used as a depth guide in the formation of a dielectric layer from the semiconductor substrate surface opposite to the one from which the etching took place. The depth guide can be used in either a deep etch or lap-back process. The last isolation step is then to continue the dielectric layer past the depth guide to the major portion of the isolation channels to produce the fully isolated islands of semiconductor material in the semiconductor substrate.
机译:一种制造介电隔离的集成器件的方法,该方法允许形成真正的平面表面。该方法包括通过合适的掩模蚀刻半导体衬底中的隔离通道。掩模图案设计为增强隔离通道中某些位置的更深蚀刻。在隔离通道的暴露表面上方形成介电层,并且在通道中生长半导体材料。现在,用介电隔离物填充的更深的蚀刻位置被用作深度导引,该深度导引是从与发生蚀刻的表面相对的半导体衬底表面形成介电层的。深度指南可用于深蚀刻或回旋工艺。然后,最后的隔离步骤是使介电层继续越过深度引导器到达隔离通道的主要部分,以在半导体衬底中产生完全隔离的半导体材料岛。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号