首页> 外国专利> Synthesis Path For Transforming Concurrent Programs Into Hardware Deployable on FPGA-Based Cloud Infrastructures

Synthesis Path For Transforming Concurrent Programs Into Hardware Deployable on FPGA-Based Cloud Infrastructures

机译:用于将并发程序转换为在基于FPGA的云基础架构上部署硬件的综合路径

摘要

Exploiting FPGAs for acceleration may be performed by transforming concurrent programs. One example method of operation may provide creating synchronous hardware accelerators from concurrent asynchronous programs at software level, by obtaining input as software instructions describing concurrent behavior via a model of communicating sequential processes (CSP) of message exchange between concurrent processes performed via channels, mapping, on a computing device, each of the concurrent processes to synchronous dataflow primitives, comprising at least one of join, fork, merge, steer, variable, and arbiter, producing a clocked digital logic description for upload to one or more field programmable gate array (FPGA) devices, performing primitive remapping of the output design for throughput, clock rate and resource usage via retiming, and creating an annotated graph of the input software description for debugging of concurrent code for the field FPGA devices.
机译:利用用于加速的FPGA可以通过转换并发程序来执行。一个示例操作方法可以通过在通过通信过程中通过通道,映射之间执行的并发进程之间传递顺序处理(CSP)的模型,从软件级别从软件级别创建来自软件等步的并发异步程序的同步硬件加速器。在计算设备上,每个并发进程到同步数据流基元,包括连接,叉,合并,转向,变量和仲裁器中的至少一个,用于上载到一个或多个现场可编程门阵列的时钟数字逻辑描述( FPGA)设备,通过RETIMING执行输出设计的原始重新传唤,并通过RENIMING创建输入软件描述的注释图,以便调试现场FPGA设备的并发代码。

著录项

  • 公开/公告号US2021081258A1

    专利类型

  • 公开/公告日2021-03-18

    原文格式PDF

  • 申请/专利权人 RECONFIGURE.IO LIMITED;

    申请/专利号US202017103862

  • 申请日2020-11-24

  • 分类号G06F9/52;G06F9/38;G06F9/48;G06F9/50;G06F9/54;

  • 国家 US

  • 入库时间 2022-08-24 17:46:37

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号