首页> 外国专利> Electronic system level reproducible parallel simulation method implemented by means of a multi-core discrete event simulation computer system

Electronic system level reproducible parallel simulation method implemented by means of a multi-core discrete event simulation computer system

机译:电子系统级可重复的并行仿真方法,通过多核离散事件仿真计算机系统实现

摘要

Reproducible parallel discrete event simulation method at electronic system level implemented by means of a multi-core computer system, said simulation method comprising a succession of evaluation phases, implemented by a simulation core executed by said simulation kernel. computer system, comprising the following steps: - parallel scheduling of processes (1); - dynamic detection of shared addresses (2) of at least one shared memory of an electronic system simulated by concurrent processes, at addresses of the shared memory, using a state machine, respectively associated with each address of the memory shared; - avoidance of access conflicts (3) to addresses of the shared memory by concurrent processes, by preemption of a process by the kernel when said process introduces an inter-process dependency of the "read after write" or "write" type after reading or writing "; - verification of access conflicts (4) to shared memory addresses by analysis of inter-process dependencies using a trace of accesses to the shared memory addresses of each evaluation phase and a search for cycles in an inter-dependency graph -process ; - backtracking (5), upon detection of at least one conflict, to restore a past state of the simulation after determination of an execution order without conflict of the processes of the conflicting evaluation phase during which the conflict is detected, during a new identical simulation up to the conflicting evaluation phase excluded; and - generation of an execution trace (6) allowing the subsequent reproduction of the identical simulation. Figure for the abstract: Fig. 2
机译:通过多核计算机系统实现的电子系统电平的可重复并行离散事件仿真方法,所述仿真方法包括一种由所述仿真内核执行的模拟核心实现的连续评估阶段。计算机系统,包括以下步骤: - 平行调度进程(1); - 通过并发进程在共享存储器的和共享内存的每个地址相关联的共享内存的地址,在共享内存的地址上模拟的电子系统的共享地址(2)的共享地址(2)的动态检测。 - 通过并发进程避免访问冲突(3)通过并发进程来通过内核的过程抢占当所述进程在阅读后或“写入”或“写入”类型或“写入”类型的过程依赖性的过程依赖项中的过程中的过程中的进程来解决写作 ”; - 通过对每个评估阶段的共享存储器地址的轨迹分析进程间依赖关系,验证访问冲突(4)到共享内存地址的共享内存地址,以及在依赖关系图中的循环中进行循环 - 处理; - 在检测到至少一个冲突时,回溯(5),以在确定未检测到冲突的冲突评估阶段的过程的情况下确定执行顺序后恢复模拟的过去状态,在新的相同模拟期间达到不包括冲突的评估阶段;和 - 生成执行跟踪(6),允许随后再现相同的模拟。 抽象的图:图2

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号