首页> 外国专利> Fill techniques for avoiding Boolean DRC failures during cell placement

Fill techniques for avoiding Boolean DRC failures during cell placement

机译:填充技术,以避免在单元格位置期间避免布尔的DRC故障

摘要

Methods, systems and computer program products for avoiding Boolean DRC failures during cell placement are provided. Aspects include generating a semiconductor layout by filling a plurality of rows within a macro block with cells including functional cells and fill cells. Aspects also include modifying the semiconductor layout by removing one or more fill cells from the macro block to create a gap. Aspects also include examining a set of cells that border edges of the gap to identify one or more predicted rule violations. Based on the identified one or more predicted rule violations, aspects also include modifying the semiconductor layout to change a shape of the gap to avoid the one or more predicted rule violations.
机译:提供了用于避免在单元放置期间避免布尔的DRC故障的方法,系统和计算机程序产品。方面包括通过在宏块内填充多个行,其中小区包括包括功能单元和填充单元的小区来生成半导体布局。方面还包括通过从宏块中除去一个或多个填充单元来修改半导体布局以产生间隙。方面还包括检查一组单元格,该单元格的边界边缘以识别一个或多个预测规则违规。基于所识别的一个或多个预测规则违规,方面还包括修改半导体布局以改变间隙的形状以避免一个或多个预测规则违规。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号