首页> 外国专利> Holdup self-tests for power loss operations on memory systems

Holdup self-tests for power loss operations on memory systems

机译:存储系统上的电源损耗操作的自检

摘要

Described herein is a system that includes a memory component and a processing device coupled to the memory component. The processing device identifies, in a test mode, a memory location of a memory component that is available to write test data, and detects a loss of power to the system while in the test mode. Responsive to detection of the loss of power, the processing device performs a continuous sequence of write operations to write the test data to the memory location using holdup energy until an amount of holdup energy is expended. After reboot of the system, the processing device determines a number of write operations successfully completed in the memory location by the continuous sequence of write operations before the amount of holdup energy is expended, and determines whether the number of write operations successfully completed satisfies a defect criterion. Responsive to the number of write operations successfully completed satisfying the defect criterion, the processing device reports a defect associated with the holdup energy.
机译:这里描述的是一种系统,其包括存储器组件和耦合到存储器组件的处理设备。处理设备以测试模式识别可用于编写测试数据的存储器组件的存储器位置,并在测试模式下检测到系统的电力丢失。响应于检测电力丢失,处理设备执行连续的写入操作序列,以使用HOLKUP能量将测试数据写入存储器位置,直到消耗量的保持能量。在重新启动系统之后,处理设备通过在停止保持能量量之前的写入操作之前通过连续序列确定在存储器位置中成功完成的多个写入操作,并确定成功完成的写操作的数量是否满足缺陷标准。响应于满足缺陷标准的成功完成的写操作的数量,处理设备报告与保持能量相关联的缺陷。

著录项

  • 公开/公告号US11221933B2

    专利类型

  • 公开/公告日2022-01-11

    原文格式PDF

  • 申请/专利权人 MICRON TECHNOLOGY INC.;

    申请/专利号US202016896168

  • 发明设计人 DOUGLAS MAJERUS;BRENT BYRON;

    申请日2020-06-08

  • 分类号G06F11;G06F11/27;G11C29/12;G06F1/28;G06F1/30;

  • 国家 US

  • 入库时间 2022-08-24 23:18:07

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号