Clock distribution networks appear to be affected by combination of thermally and electrically related issues. A new methodology is presented in this paper that produces optimized sizes for critical wires, combining thermal and electrical analysis. In particular, its application to a clock network is reported, to show alleviation strategies to undesired Deep Submicron (DSM) effects.
展开▼
