STATE DIAGRAM SIMULATIONS OF SET CIRCUITS USING SPICE

机译：使用SPICE的设置电路的状态图模拟

获取原文

获取原文并翻译 | 示例

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper state diagrams are simulated for three well-known single-electron tunnelling (SET) circuits. The simulations were performed using a SPICE model for the single SET junction. The simulation results are verified by means of calculation. An explanation is given on how to use the diagrams, and how they can be obtained properly.

机译：在本文中，针对三种众所周知的单电子隧穿（SET）电路模拟了状态图。使用SPICE模型对单个SET结进行了仿真。仿真结果通过计算验证。给出了有关如何使用这些图以及如何正确获取它们的说明。

著录项

来源
《18th Symposium on Microelectronics Technology and Devices; 16th Symposium on Integrated Circuits and System Design; Sep 8-11, 2003; Sao Paulo, Brazil》|2003年|p.205-214|共10页
会议地点 Sao Paulo(BR);Sao Paulo(BR);Sao Paulo(BR);Sao Paulo(BR)
作者
Rudie van de Haar; Jaap Hoekstra;
展开▼
作者单位

Delft University of Technology, Subfaculty of Electrical Engineering, 2628CD Delft, The Netherlands;

展开▼
会议组织
原文格式 PDF
正文语种 eng
中图分类无线电电子学、电信技术;
关键词

相似文献

外文文献
中文文献
专利

1. Simulation of circuits composed of HTSC-single hole transistors by using superconducting SET-SPICE [J] . Shen B., Cai QY., Jiang JF. Physica, C. Superconductivity and its applications . 2000,第Pta3期

机译：用超导SET-SPICE仿真由HTSC单孔晶体管组成的电路
2. SET-based nano-circuit simulation and design method using HSPICE [J] . Fengming Zhang, Rui Tang, Yong-Bin Kim Microelectronics journal . 2005,第8期

机译：基于HSPICE的基于SET的纳米电路仿真与设计方法
3. SPICE Simulations of Single Event Transients in Bipolar Analog Integrated Circuits Using Public Information and Free Open Source Tools [J] . Franco Francisco J., Palomar Carlos, Izquierdo Jesus G., Nuclear Science, IEEE Transactions on . 2015,第4期

机译：使用公共信息和免费开源工具在双极模拟集成电路中单事件瞬态的SPICE仿真
4. TinySPICE: A parallel SPICE simulator on GPU for massively repeated small circuit simulations [C] . Lengfei Han, Xueqian Zhao, Feng Zhuo . 2013

机译：TinySPICE：GPU上的并行SPICE模拟器，用于大规模重复的小电路模拟
5. Compact modeling of Silicon Carbide (SIC) Vertical Junction Field Effect Transistor (VJFET) in PSpice using Angelov model and PSpice simulation of analog circuit building blocks using SIC VJFET model. [D] . Purohit, Siddharth. 2006

机译：使用Angelov模型在PSpice中对碳化硅（SIC）垂直结场效应晶体管（VJFET）进行紧凑建模，并使用SIC VJFET模型对PSpice模拟电路构建模块进行仿真。
6. The efficacy of Euler diagrams and linear diagrams for visualizing set cardinality using proportions and numbers [O] . Gem Stapleton, Peter Chapman, Peter Rodgers, -1

机译：欧拉图和线性图使用比例和数字可视化基数的功效
7. SPICE Simulations of single event transients in bipolar analog integrated circuits using public information and free open source tools [O] . Franco Peláez Francisco Javier, Palomar Trives Carlos, González Izquierdo Jesús, 2015

机译：使用公共信息和免费开源工具在双极性模拟集成电路中进行单事件瞬态的SPICE仿真
8. Evaluation of the HSPICE/RADSPICE Circuit Simulation Code System [R] . Pepper, G. T., Stone, R. E. 1990

机译：评估HspICE / RaDspICE电路仿真代码系统

STATE DIAGRAM SIMULATIONS OF SET CIRCUITS USING SPICE

摘要

著录项

相似文献

相关主题

期刊订阅