首页> 外文会议>2012 Third International Conference on Computing Communication amp; Networking Technologies. >A parallel processing architecture for two dimensional discrete wavelet transform without using multipliers
【24h】

A parallel processing architecture for two dimensional discrete wavelet transform without using multipliers

机译:不使用乘法器的二维离散小波变换的并行处理架构

获取原文
获取原文并翻译 | 示例

摘要

The Discrete Wavelet Transform is well known for its applications in image and video compression. Due to its remarkable advantage over the discrete cosine transform (DCT) in image compression, 2-D DWT has been accepted for the JPEG-2000 compression standard. The implementation of 2-D DWT, however, is highly computation-intensive and many of its applications demand real-time processing. The Lifting Scheme is an efficient implementation of Wavelet Transform. Using the Lifting Scheme, it is easy to use integer arithmetic without encountering problems due to finite precision or rounding. Design of multipliers is a complex task and will consume lot of hardware space. So here we have used an arithmetic shift and add approach to simplify the process and thereby save the hardware space utilized. Nowadays, most of the applications require real-time DWT engines with large computing potentiality for which a fast and dedicated very-large-scale integration (VLSI) architecture appears to be the best possible solution. While it ensures high resource utilization, that too in cost effective platforms like field programmable gate array (FPGA), designing such architecture does offer some flexibilities like speeding up the computation by adopting more pipelined structures and parallel processing, possibilities of reduced memory consumptions through better task scheduling or low-power and portability features.
机译:离散小波变换以其在图像和视频压缩中的应用而闻名。由于其在图像压缩方面优于离散余弦变换(DCT)的显着优势,2-D DWT已被JPEG-2000压缩标准接受。但是,二维DWT的实现需要大量的计算,并且其许多应用都需要实时处理。提升方案是小波变换的有效实现。使用提升方案,很容易使用整数算术,而不会遇到由于有限精度或舍入而引起的问题。乘法器的设计是一项复杂的任务,将消耗大量的硬件空间。因此,这里我们使用了算术移位和加法来简化过程,从而节省了硬件空间。如今,大多数应用程序都需要具有巨大计算潜力的实时DWT引擎,对于这些引擎而言,快速专用的超大规模集成(VLSI)体系结构似乎是最好的解决方案。尽管它确保了高资源利用率,但在诸如现场可编程门阵列(FPGA)之类的经济高效平台中,设计这样的体系结构确实提供了一些灵活性,例如通过采用更多的流水线结构和并行处理来加快计算速度,以及通过更好地减少内存消耗的可能性任务调度或低功耗和可移植性功能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号