首页> 外文会议>2013 8th International Design and Test Symposium >FPGA implementation of the m-ary modular exponentiation
【24h】

FPGA implementation of the m-ary modular exponentiation

机译:FPGA实现的三进制模块化幂运算

获取原文
获取原文并翻译 | 示例

摘要

Modular exponentiation is a key operation of RSA cryptosystem and is very time consuming for large operands. It is performed using successive modular multiplications. This paper describes hardware architecture of the m-ary modular exponentiation with reduced number of Montgomery modular multiplications. This architecture has been implemented on FPGA circuit of Virtex-2 and presents best performances in terms of computation time and occupied resources.
机译:模幂运算是RSA密码系统的关键操作,对于大型操作数而言非常耗时。它使用连续的模数乘法执行。本文介绍了数量减少的蒙哥马利模乘的m元模幂的硬件体系结构。该架构已在Virtex-2的FPGA电路上实现,并且在计算时间和占用资源方面均表现出最佳性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号