• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>2016 International Conference on Microelectronics, Computing and Communications >FPGA based parallel implementation of morphological filters
【24h】

FPGA based parallel implementation of morphological filters

机译：基于FPGA的形态滤波器的并行实现

获取原文
获取原文并翻译 | 示例
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

This paper presents a parallel algorithm and its hardware architecture for implementing 2-D gray-scale morphological operations namely dilation and erosion using rectangular flat top structuring elements. The proposed architecture supports parallel extension whereby throughput and processing frame rate is enhanced. The architecture is fully generic and runtime programmable with respect to image size and structuring elements size respectively. The main advantage of the architecture is its low latency, lower internal memory requirements, higher processing frame rate and throughput which makes it more amenable to real time applications. Additionally, it makes use of stream processing which eliminates the need for buffering image data, whereby memory overhead is minimized. The architecture has been synthesized using Xilinx Design Suite 14.2 ISE and prototyped on Virtex 5 FPGA Board and verified using xilinx ISIM Simulator. The proposed architecture has been tested for images of varied gray-scale geometric dimension and the results shows satisfactory performance.
机译：本文提出了一种使用矩形平顶结构元素实现二维灰度形态学运算（即膨胀和腐蚀）的并行算法及其硬件体系结构。所提出的体系结构支持并行扩展，从而提高了吞吐量和处理帧速率。该体系结构是完全通用的，并且可以分别在图像大小和结构元素大小方面进行运行时编程。该体系结构的主要优点是低延迟，更低的内部存储器要求，更高的处理帧速率和吞吐量，这使其更适合于实时应用程序。另外，它利用了流处理，从而消除了对图像数据进行缓冲的需求，从而使内存开销最小化。该架构已使用Xilinx Design Suite 14.2 ISE进行了综合，并在Virtex 5 FPGA板上进行了原型设计，并使用xilinx ISIM Simulator进行了验证。所提议的体系结构已针对各种灰度几何尺寸的图像进行了测试，结果显示出令人满意的性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号