Design of low voltage flip-flop based on complementary pass-transistor adiabatic logic circuit

机译：基于互补通过晶体管绝热逻辑电路的低压触发器的设计

获取原文

获取原文并翻译 | 示例

页面导航

摘要
著录项
相似文献
相关主题

摘要

This paper presents To design a low voltage flip-flops based on CPAL circuit. The Complementary Pass-Transistor Adiabatic Logic is used to release flip-flops circuits with DTCMOS (Dual Threshold CMOS) techniques. All circuits are simulated using 180nm Tanner model technology by varying supply voltages. Based on the simulation results, the flip-flop working along with the power-gating technique is realized by CPAL which work on low voltage medium which help to increase speed of the execution. We use Ac power supply which work as low power characteristics of complementary pass-transistor logic (CPL) circuit. Power-clock scheme is more suitable for the design of flip-flops using two phase sequential circuits because it helps to decrease more transistors. The Adiabatic flip-flop has large energy saving over wide range of frequencies.

机译：本文提出了一种基于CPAL电路的低压触发器的设计。互补的通过晶体管绝热逻辑用于通过DTCMOS（双阈值CMOS）技术释放触发器电路。所有电路均使用180nm Tanner模型技术通过改变电源电压进行仿真。基于仿真结果，CPAL实现了与电源门控技术一起工作的触发器，该控制器在低压介质上工作，有助于提高执行速度。我们使用交流电源，该电源用作互补的通过晶体管逻辑（CPL）电路的低功耗特性。功率时钟方案更适合使用两相顺序电路的触发器设计，因为它有助于减少更多的晶体管。绝热触发器可在很大的频率范围内节省大量能源。

著录项

来源
《2016 World Conference on Futuristic Trends in Research and Innovation for Social Welfare》|2016年|1-5|共5页
会议地点 Coimbatore(IN)
作者
Dhirajkumar S. Bhutada;
展开▼
作者单位

Dept. of Electronics and Telecommunication, Yeshwantrao Chavan College of Engineering, Nagpur, India;

展开▼
会议组织
原文格式 PDF
正文语种 eng
中图分类
关键词
Adiabatic; Flip-flops; CMOS technology; Transistors; Logic circuits; Threshold voltage; Clocks;

机译：绝热;触发器; CMOS技术;晶体管;逻辑电路;阈值电压;时钟;

相似文献

外文文献
中文文献
专利

1. Near-Threshold Computing of Clocked Adiabatic Logic with Complementary Pass-Transistor Logic Circuits [J] . Yangbo Wu, Jianping Hu Journal of Low Power Electronics . 2011,第3期

机译：带有互补传递晶体管逻辑电路的时钟绝热逻辑的近阈值计算
2. Low Power Multiplier Design Using Complementary Pass-Transistor Asynchronous Adiabatic Logic [J] . A.Kishore Kumar, Dr.D.Somasundareswari, Dr.V.Duraisamy, International Journal on Computer Science and Engineering . 2010,第7期

机译：使用互补的通过晶体管异步绝热逻辑的低功耗乘法器设计
3. A Lower-Power Register File Based on Complementary Pass-Transistor Adiabatic Logic [J] . Jianping HU, Tiefeng XU, Hong LI, IEICE Transactions on Information and Systems . 2005,第7期

机译：基于互补通过晶体管绝热逻辑的低功耗寄存器文件
4. Design of low voltage flip-flop based on complementary pass-transistor adiabatic logic circuit [C] . Dhirajkumar S. Bhutada World Conference on Futuristic Trends in Research and Innovation for Social Welfare . 2016

机译：基于互补通晶体管绝热逻辑电路的低压触发器设计
5. Design of PVT Tolerant Inverter Based Circuits for Low Supply Voltages [D] . Palani, Rakesh Kumar. 2015

机译：低电源电压的耐PVT逆变器电路设计
6. CMOS-based carbon nanotube pass-transistor logic integrated circuits [O] . Li Ding, Zhiyong Zhang, Shibo Liang, -1

机译：基于CMOS的碳纳米管传输晶体管逻辑集成电路
7. Low voltage adiabatic flip-flops based on power-gating CPAL circuits [O] . Lin Jianhui, Hu Jianping, Chen Qi 2011

机译：基于功率门控CPAL电路的低压绝热触发器

Design of low voltage flip-flop based on complementary pass-transistor adiabatic logic circuit

摘要

著录项

相似文献

相关主题

期刊订阅