首页> 外文会议>2016 World Conference on Futuristic Trends in Research and Innovation for Social Welfare >A review on design of improved high performance of high valency Ling adder
【24h】

A review on design of improved high performance of high valency Ling adder

机译:高价灵加法器高性能改进设计综述

获取原文
获取原文并翻译 | 示例

摘要

Two-operand binary addition is the most widely used arithmetic operation in modern data path designs. Parallel prefix adders are used for economical VLSI implementation of binary variety additions. Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are well-suited for VLSI implementations. The look and implementation details for such lower complex quick parallel prefix adders supported Ling theory of resolving. Specifically, valency or node indicates number of inputs given to a particular node in a carry tree. Ling design offers a quicker carry computation stage compared to the standard parallel prefix adders by projecting a replacement methodology to solve Ling adders, which helps to cut the complexity and also the delay of the adders.
机译:二操作数二进制加法是现代数据路径设计中使用最广泛的算术运算。并行前缀加法器用于二进制变体加法的经济VLSI实现。并行前缀加法器为二进制加法问题提供了高效的解决方案,非常适合VLSI实现。这种较低复杂的快速并行前缀加法器的外观和实现细节支持Ling的解析理论。具体地,价或节点指示在进位树中给予特定节点的输入数量。与标准并行前缀加法器相比,Ling设计提供了更快的进位计算阶段,方法是设计一种解决Ling加法器的替代方法,这有助于降低加法器的复杂性和延迟。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号