首页> 外文会议>2017 32nd Symposium on Microelectronics Technology and Devices >Substrate influence on the behavior of capacitance hysteresis of III-V bilayered MOS stacks
【24h】

Substrate influence on the behavior of capacitance hysteresis of III-V bilayered MOS stacks

机译:衬底对III-V双层MOS叠层电容迟滞行为的影响

获取原文
获取原文并翻译 | 示例

摘要

The dependence of ΔVHys on the stressing voltage for High-k Bi-layered InGaAs and InP substrate MOS capacitors is discussed in this work. Using different proportions of Al2O3 and HfO2 dielectrics on a 10 nm thick gate insulator, the influence of each layer and its defects on the variations of the flat-band and hysteresis voltage is studied. Results show that increasing the thickness of the Al2O3 interfacial layer improves the quality of the structure in terms of reducing the hysteresis. InP stacks show the same tendencies of InGaAs stacks, but with a negligible impact of the stress in inversion on the hysteresis.
机译:在这项工作中,讨论了ΔV Hys 对高k双层InGaAs和InP衬底MOS电容器的应力电压的依赖性。在10 nm厚的栅极绝缘体上使用不同比例的Al 2 O 3 和HfO 2 电介质,每一层的影响及其缺陷对研究了平带电压和磁滞电压的变化。结果表明,增加Al 2 O 3 界面层的厚度在降低磁滞方面提高了结构的质量。 InP叠层显示出与InGaAs叠层相同的趋势,但是反演应力对磁滞的影响可忽略不计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号