【24h】

A Laboratory on a Chip for Test Engineering Education

机译:测试工程教育的芯片实验室

获取原文
获取原文并翻译 | 示例

摘要

This paper will discuss the concept design and potential utilisation of a novel architecture reconfigurable integrated circuit (IC) aimed at supporting the teaching of Integrated Circuit test engineering concepts. The objective is to provide a single configurable device that allows for the downloading of specific circuit designs, along with specific target circuit faults into a digital configurable array. As such, it can provide the potential to be a highly flexible and interactive device for IC hardware test strategy development, acting as a single IC based hardware laboratory, and may complement a corresponding fault simulation study. This paper will discuss the design of a demonstrator version of the array whose functionality may be extended. The potential users will be persons investigating IC test concepts and techniques.
机译:本文将讨论旨在支持集成电路测试工程概念教学的新型体系结构可重配置集成电路(IC)的概念设计和潜在利用。目的是提供单个可配置设备,该设备允许将特定电路设计以及特定目标电路故障下载到数字可配置阵列中。这样,它有可能成为IC硬件测试策略开发的高度灵活和交互式的设备,充当基于单个IC的硬件实验室,并且可以补充相应的故障仿真研究。本文将讨论阵列的演示器版本的设计,其功能可能会得到扩展。潜在的用户将是研究IC测试概念和技术的人员。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号