【24h】

Inter-Pixel Capacitance in Fully-Depleted Silicon Hybrid CMOS Focal Plane Arrays

机译:完全耗尽的硅混合CMOS焦平面阵列中的像素间电容

获取原文
获取原文并翻译 | 示例

摘要

Inter-Pixel capacitance (IPC) is an effect that can occur in bump-bonded hybrid CMOS pixel arrays that employ a source follower pixel amplifier. IPC can result in the signal in one pixel being sensed by adjacent pixels that are capacitively coupled. IPC effect is more pronounced in full-depletion silicon hybrid CMOS focal plane arrays than infrared arrays because of the stronger coupling path through the silicon detector layer. IPC can degrade the image resolution and it can cause an overestimation of conversion gain (electrons per mV) determined from conventional photon-transfer method because the IPC "blur" reduces the variance of photon noise. However, the IPC effect can be minimized with improvements in pixel design, and the conversion gain can be properly calculated, and image resolution can be restored with deconvolution techniques. In this paper, we report the results of a recent effort to reduce IPC in Teledyne's visible silicon hybrid CMOS focal plane arrays through pixel design improvements.
机译:像素间电容(IPC)是在采用源极跟随器像素放大器的凸点键合混合CMOS像素阵列中可能发生的一种影响。 IPC可能导致一个像素中的信号被电容耦合的相邻像素感测。在全耗尽型硅混合CMOS焦平面阵列中,IPC效应比红外阵列更为明显,因为通过硅检测器层的耦合路径更强。 IPC可能会降低图像分辨率,并且可能会高估根据常规光子传输方法确定的转换增益(每mV电子数),因为IPC“模糊”会降低光子噪声的方差。但是,可以通过改善像素设计来最大程度地降低IPC效果,并可以正确计算转换增益,并可以通过反卷积技术恢复图像分辨率。在本文中,我们报告了通过改进像素设计来减少Teledyne的可见硅混合CMOS焦平面阵列中IPC的最新成果。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号