【24h】

VERIFICATION FRAMEWORK FOR UML - BASED DESIGN OF EMBEDDED SYSTEMS

机译:基于UML的嵌入式系统设计的验证框架。

获取原文
获取原文并翻译 | 示例

摘要

System level design incorporating system modeling and formal specification in combination with formal verification can substantially contribute to the correctness and quality of the embedded systems and consequently help reduce the development costs. Ensuring the correctness of the designed system is, of course, a crucial design criterion especially when complex distributed (realtime) embedded systems are considered. Therefore, this paper aims at presenting a verification framework designated for formal verification and validation of UML-based design of embedded systems. It first introduces an approach of using the AsmL language for acquiring formal models of the UML semantics and consequently presents an on-the-fly model checking technique designed to run the formal verification directly over those semantic models.
机译:结合了系统建模和形式规范以及形式验证的系统级设计可以极大地提高嵌入式系统的正确性和质量,从而有助于降低开发成本。当然,确保设计系统的正确性是至关重要的设计标准,尤其是在考虑复杂的分布式(实时)嵌入式系统时。因此,本文旨在提出一种验证框架,专门用于形式验证和验证基于UML的嵌入式系统设计。它首先介绍了一种使用AsmL语言获取UML语义形式模型的方法,因此提出了一种动态模型检查技术,旨在直接在这些语义模型上运行形式验证。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号