首页> 外文会议>International Conference on Signal Processing(ICSP'06); 20061116-20; Guilin(CN) >An Memory-Efficient Variable Length Decoding Scheme for Embedded MPEG-4 Video Decoders
【24h】

An Memory-Efficient Variable Length Decoding Scheme for Embedded MPEG-4 Video Decoders

机译:嵌入式MPEG-4视频解码器的内存有效可变长度解码方案

获取原文
获取原文并翻译 | 示例

摘要

Variable length decoding(VLD) is inherent bit-serial operation and is the first stage of the whole video decoding task, the overall decoding system performance is determined by its throughput and efficiency. In this paper, a scheme for decoding of discrete cosine transform(DCT) coefficients is presented. The DCT VLD tables are split into two different tables: the one with 0-3 leading zeros and the other with 4 or more leading zeros. The proposed VLD tables need less than 6K bytes memory space, and the decoding procedures are completed by applying numerical properties to codewords identification and symbol indexing. Compared with the direct indexing method, not only the memory space is reduced for symbol information, but also the code efficiency is improved by enabling compiling code with near mode. Experimental results show that the proposed solution can improve the VLD speed by 17-43%. This VLD method has been integrated into the developed embedded MPEG-4 video decoder successfully.
机译:可变长度解码(VLD)是固有的位串行操作,是整个视频解码任务的第一阶段,整个解码系统的性能取决于其吞吐量和效率。本文提出了一种离散余弦变换(DCT)系数的解码方案。 DCT VLD表分为两个不同的表:一个具有0-3前导零的表,另一个具有4个或更多前导零的表。提出的VLD表需要少于6K字节的存储空间,并且通过将数字属性应用于码字识别和符号索引来完成解码过程。与直接索引方法相比,不仅减少了用于符号信息的存储空间,而且通过启用近模式编译代码也提高了代码效率。实验结果表明,该方案可以将VLD速度提高17-43%。该VLD方法已成功集成到已开发的嵌入式MPEG-4视频解码器中。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号