• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>IEEE International System-on-Chip Conference >Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications
【24h】

Near-Threshold CORDIC Design with Dynamic Circuitry for Long-Standby IoT Applications

机译：具有动态电路的近阈值CORDIC设计，用于长待机IOT应用程序

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

IoT edge devices require ultra-low leakage for lowly duty-cycled applications. The prior designs only show the all-N-type ripple carry adder (All-N-RCA) outperforming the static RCA design based on simulation results. To verify the feasibility and to increase the confidence level of applying dynamic circuit to the near- Vt SoC design, the design vehicle must be at least a pipelined design. We then propose the useful DSP kernel, the COordinate Rotation DIgital Computer (CORDIC) to be the test vehicle in this work. The core circuits of CORDIC `logarithmic shifter' and `adder' are replaced by dynamic circuit to build up proposed dynamic CORDIC. The static CORDIC and dynamic CORDIC are evaluated according to pre-layout simulation results in 28 nm CMOS technology. For an IoT application with a 0.02% and 0.2% duty cycle, the proposed dynamic CORDIC can achieves a 41% and 30% energy reduction compared to the static CORDIC at the typical process corner.
机译：IOT边缘设备需要超低泄漏，用于差别循环应用。现有设计仅示出了全-N型纹波携带加法器（All-N-RCA）基于仿真结果表达静态RCA设计。为了验证可行性并提高应用动态电路对近VT SoC设计的置信水平，设计车辆必须至少是流水线设计。然后，我们提出了有用的DSP内核，坐标旋转数字计算机（CORDIC）在这项工作中是测试车辆。 Cordic`对数移位器'和`加法器'的核心电路由动态电路取代，以构建提出的动态CORDIC。根据预先布局仿真评估静态和动态丁基，结果是28 nm CMOS技术。对于具有0.02％和0.2％占空比的物联网应用，与典型过程角处的静态荷兰特相比，所提出的动态荷兰特可以实现41％和30％的能量降低。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号