首页> 外文会议>Conference on Ph.D. Research in Microelectronics and Electronics >Improved StrongARM latch comparator: Design, analysis and performance evaluation
【24h】

Improved StrongARM latch comparator: Design, analysis and performance evaluation

机译:改进的StrongARM锁存比较器:设计,分析和性能评估

获取原文

摘要

This paper presents an improved StrongARM latch comparator, designed and simulated in 90nm and 32nm CMOS technologies. The proposed design provides an improvement of 7% in energy efficiency, 14% in speed and an average reduction of 41% in the clock feedthrough, compared to the conventional design. The new architecture also minimizes the area by reducing the required transistors needed for the enhanced performance.
机译:本文介绍了一种改进的StrongARM锁存比较器,该器件在90nm和32nm CMOS技术中进行了设计和仿真。与传统设计相比,提出的设计在能源效率方面提高了7%,在速度方面提高了14%,在时钟馈通方面平均降低了41%。新架构还通过减少增强性能所需的必需晶体管来最大程度地减小了面积。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号