首页> 外文会议>Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on >Efficient sine evaluation architecture for direct digital frequency synthesis
【24h】

Efficient sine evaluation architecture for direct digital frequency synthesis

机译:用于直接数字频率合成的高效正弦评估架构

获取原文

摘要

An efficient sine evaluation architecture for direct digital frequency synthesis (DDFS) is presented. The sine values are approximated with the output of a second order interpolator, whose coefficients are stored in a tiny look-up table (LUT). The method allows a strong memory compression ratio, with respect to other approximation solutions, that balances the necessity of two multipliers and two adders. A sine evaluator with 21-b argument and 16-b output has been designed. It is characterized by a maximum absolute error of 0.82 LSB, an output SNR of 97.78 dB and an amplitude contribution to the spectral purity better than 117 dBc. The dimension of the LUT is only 720 b, and the parabolic interpolator has an estimated complexity of about 15,000 transistors. The structure of the evaluator is simple, easily pipelinable, and well suited to an integrated implementation.
机译:提出了一种用于直接数字频率合成(DDFS)的有效正弦评估架构。正弦值通过二阶内插器的输出进行近似,其系数存储在微小的查询表(LUT)中。相对于其他近似解,该方法可以实现很强的内存压缩率,从而可以平衡两个乘法器和两个加法器的必要性。设计了一个具有21b参数和16b输出的正弦评估器。它的特点是最大绝对误差为0.82 LSB,输出SNR为97.78 dB,并且对频谱纯度的幅度贡献优于117 dBc。 LUT的尺寸仅为720b,并且抛物线内插器的估计复杂度约为15,000个晶体管。评估器的结构简单,易于流水线,非常适合集成实施。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号