首页> 外文会议>IEEE National Aerospace and Electronics Conference >Methods for detection and compensation of alignment errors occurring between a programmable optically reconfigurable gate array and its writer system
【24h】

Methods for detection and compensation of alignment errors occurring between a programmable optically reconfigurable gate array and its writer system

机译:检测和补偿在可编程光学可重构门阵列与其写入器系统之间发生的对准误差的方法

获取原文

摘要

Recently, optically reconfigurable gate arrays (ORGAs) consisting of a gate array VLSI, a holographic memory, and a laser array have been developed to achieve a huge virtual gate count that is much larger than those of currently available VLSls. Consequently, ORGAs with more than tera-gate capacity will be realized by exploiting the storage capacity of a holographic memory. However, in contrast to current field-programmable gate arrays (FPGAs), conventional ORGAs have an important shortcoming: alignment errors arise when a programmable ORGA is recorded with a writer system. When programming a programmable ORGA along with alignment errors between the programmable ORGA and its writer system, the reconfiguration speed of the programmable ORGA is decreased. This paper therefore presents a detection and compensation method of alignment errors between a programmable ORGA and a writer system to alleviate that shortcoming.
机译:近来,已经开发了由门阵列VLSI,全息存储器和激光器阵列组成的光学可重构门阵列(ORGA),以实现比当前可用的VLS1大得多的巨大虚拟门数量。因此,将通过利用全息存储器的存储容量来实现具有超过Tera-gate容量的ORGA。但是,与当前的现场可编程门阵列(FPGA)相比,传统的ORGA具有一个重要的缺点:当用写入器系统记录可编程ORGA时,会出现对齐错误。当对可编程ORGA进行编程以及可编程ORGA及其写入器系统之间的对齐错误时,可编程ORGA的重新配置速度会降低。因此,本文提出了一种在可编程ORGA与写入器系统之间对准误差的检测和补偿方法,以减轻该缺点。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号