首页> 外文会议>IEEE East-West Design Test Symposium >On the synthesis of unidirectional combinational circuits detecting all single faults

【24h】

On the synthesis of unidirectional combinational circuits detecting all single faults

机译：关于检测所有单个故障的单向组合电路的综合

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

In this paper authors consider the problem of concurrent error detection (CED) system of combinational circuit with unidirectionally independent outputs design using modulo codes with the summation. Considering of error detection features of modulo codes with the summation allows designing CED systems with reduced complexity comparing with the ones based on the classic Berger code. Authors determine conditions of application of modulo codes with the summation for CED system of combinational circuit with unidirectionally independent outputs design.

机译：本文作者考虑了采用模码和求和的单向独立输出设计的组合电路的并发错误检测（CED）系统的问题。与总和一起考虑模码的检错特性，使得设计CED系统的复杂度可低于基于经典Berger码的CED系统。作者使用具有单向独立输出设计的组合电路的CED系统求和，确定模代码的应用条件。

著录项

来源
《IEEE East-West Design Test Symposium》|2014年|1-8|共8页
会议地点
作者
Sapozhnikov V.; Sapozhnikov V.; Efanov D.; Blyudov A.;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类
关键词
combinational circuits; error detection codes; logic design; network synthesis; Berger code; concurrent error detection system; modulo codes; single faults; unidirectional combinational circuits; unidirectionally independent outputs design; Boolean functions; Circuit faults; Combinational circuits; Complexity theory; Frequency modulation; Logic gates; Vectors;

机译：组合电路;错误检测代码;逻辑设计;网络综合; Berger代码;并发错误检测系统;模码;单个故障;单向组合电路;单向独立的输出设计;布尔函数;电路故障;组合电路;复杂性理论;频率调制;逻辑门;向量;

相似文献

外文文献
中文文献
专利

1. A Fault-Tolerant Combinational Circuit with Fault Diagnosis Capability - To Mask and Detect the Loss of Any One Connection between Gate Circuits [J] . Masakatsu Nishigaki, Makoto Nakano, Masakazu Soga Systems and Computers in Japan . 2003,第11期

机译：具有故障诊断能力的容错组合电路-掩蔽和检测门电路之间任何一条连接的损耗
2. On the number of tests to detect all path delay faults in combinational logic circuits [J] . Pomeranz I., Reddy S.M. IEEE Transactions on Computers . 1996,第1期

机译：关于检测组合逻辑电路中所有路径延迟故障的测试次数
3. Recurrent neural networks models for analyzing single and multiple transient faults in combinational circuits [J] . Farjaminezhad Rasoul, Safari S., Moghadam Amir Masood Eftekhari Microelectronics Journal . 2021,第Juna期

机译：复发性神经网络用于分析组合电路中单个瞬态故障的模型
4. On the synthesis of unidirectional combinational circuits detecting all single faults [C] . Sapozhnikov V., Efanov D., Blyudov A. East-West Design Test Symposium . 2014

机译：关于检测所有单个故障的单向组合电路的合成
5. Comprehensive fault diagnosis of combinational circuits. [D] . Lavo, David Bryan. 2002

机译：组合电路的综合故障诊断。
6. Control of the synthesis of a single enzyme by multiple regulatory circuits in Neurospora crassa. [O] . M A Hanson, G A Marzluf 1975

机译：在神经孢霉中通过多个调节回路控制单一酶的合成。
7. Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG [O] . Hideyuki Ichihara, Tomoo Inoue 2003

机译：具有单滞留故障组合式ATPG的非循环时序电路的测试生成
8. Diagnosis of Short-Circuit Faults in Combinational Circuits. [R] . Friedman, A. D. 1973

机译：组合电路中短路故障的诊断。

On the synthesis of unidirectional combinational circuits detecting all single faults

摘要

著录项

相似文献

相关主题

期刊订阅