首页> 外文会议>IEEE East-West Design Test Symposium >The synthesis of the correction circuit of the high speed sensors of the physical quantities and current-voltage converters with the parasitic capacitance

【24h】

The synthesis of the correction circuit of the high speed sensors of the physical quantities and current-voltage converters with the parasitic capacitance

机译：具有寄生电容的物理量和电流-电压转换器的高速传感器校正电路的综合

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

The paper presents the method of increasing of the response time of the sensors of different physical magnitudes with the high output resistance, for example, the photodiodes for the optical systems of the digital information transmission. The features of method of the correction circuit of the current-voltage converters, which compensates the influence of the parasitic capacitance of the load on its bandwidth and settling time of the transient process, are considered.

机译：本文提出了一种通过增加输出电阻来增加不同物理量的传感器（例如，用于数字信息传输的光学系统的光电二极管）的响应时间的方法。考虑了电流-电压转换器的校正电路方法的特征，该方法可补偿负载的寄生电容对其负载的带宽和瞬态过程的建立时间的影响。

著录项

来源
《IEEE East-West Design Test Symposium》|2014年|1-4|共4页
会议地点
作者
Prokopenko Nikolay N.; Gaiduk A.R.; Budyakov P.S.; Butyrlagin N.V.;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类
关键词
convertors; network synthesis; sensors; correction circuit synthesis; current-voltage converters; digital information transmission; high speed sensors; output resistance; parasitic capacitance; Circuit stability; Sensor phenomena and characterization; Stability analysis; Time factors; Transfer functions; Transient analysis;

机译：转换器;网络综合;传感器;校正电路综合;电流-电压转换器;数字信息传输;高速传感器;输出电阻;寄生电容;电路稳定性;传感器现象和特性;稳定性分析;时间因素;传递函数;瞬态分析;

相似文献

外文文献
中文文献
专利

1. Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance [J] . Kozo MAKIYAMA, Tsuyoshi TAKAHASHI, Toshihide SUZUKI, 電子情報通信学会技術研究報告. シリコン材料·デバイス. Silicon Devices and Materials . 2006,第138期

机译：通过减少寄生电容来提高HEMTs IC的电路速度
2. Improvement of circuit-speed of HEMTs IC by reducing the parasitic capacitance [J] . Kozo MAKIYAMA, Tsuyoshi TAKAHASHI, Toshihide SUZUKI, 電子情報通信学会技術研究報告. 電子デバイス. Electron Devices . 2006,第137期

机译：通过减少寄生电容来提高HEMTs IC的电路速度
3. Impedance-to-Time Converter Circuit for Leaky Capacitive Sensors With Small Offset Capacitance [J] . Shahid Malik, Meraj Ahmad, Laxmeesha S, IEEE Sensors Letters . 2019,第7期

机译：具有小失调电容的泄漏电容传感器的阻抗时间转换器电路
4. The synthesis of the correction circuit of the high speed sensors of the physical quantities and current-voltage converters with the parasitic capacitance [C] . Prokopenko Nikolay N., Gaiduk A.R., Budyakov P.S., East-West Design Test Symposium . 2014

机译：具有寄生电容的物理量和电流电压转换器的高速传感器的校正电路的合成
5. Integrated Circuit Design Techniques for High-Speed Low-Power Analog-to-Digital Converters and On-Chip Calibration of Sensor Interface Circuits [D] . Zahrai, Seyed Alireza. 2017

机译：用于高速低功耗模数转换器的集成电路设计技术和传感器接口电路的片上校准
6. A Fully-Differential Switched-Capacitor Dual-Slope Capacitance-To-Digital Converter (CDC) for a Capacitive Pressure Sensor [O] . Christopher Rogi, Cesare Buffa, Niccolo De Milleri, 2019

机译：用于电容式压力传感器的全差分开关电容双斜率电容数字转换器（CDC）
7. MIMO Switched-Capacitor DC–DC Converters Using Only Parasitic Capacitances Through Scalable Parasitic Charge Redistribution [O] . Butzen Nicolas, Steyaert Michiel 2017

机译：通过可扩展的寄生电荷再分配仅使用寄生电容的MIMO开关电容器DC-DC转换器

The synthesis of the correction circuit of the high speed sensors of the physical quantities and current-voltage converters with the parasitic capacitance

摘要

著录项

相似文献

相关主题

期刊订阅