An efficient FPGA based implementation of forward integer transform and quantization algorithm of H.264

机译：基于FPGA的前向整数变换和H.264量化算法实现的高效实现

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

Integer transformation has been used to exploit the spatial redundancy of input video in the recent video coding standard H.264. The standard has also introduced novel algorithms for quantization and inverse quantization processes. In this paper, we present efficient hardware architectures for real-time implementation of forward integer transform and quantization algorithms used in H.264 video codec. The proposed hardware architecture for forward transform is based on a reconfigurable datapath with minimum number of adders/subtractors and shifters. This hardware is designed to be used as part of a complete H.264 video coding system for realtime applications. Using Xilinx Virtex-4 technology, the proposed architecture for forward transform has been verified to run at a maximum frequency of 210 MHz.

机译：整数转换已被用于利用最近视频编码标准H.264中输入视频的空间冗余。该标准还引入了用于量化和逆量化过程的新颖算法。在本文中，我们提供了高效的硬件架构，用于实时实现H.264视频编解码器中使用的前向整数变换和量化算法。用于前向变换的所提出的硬件架构基于具有最小数量的加法器/减法器和移位器的可重新配置数据路径。此硬件旨在用作实时应用程序的完整H.264视频编码系统的一部分。使用Xilinx Virtex-4技术，已验证了用于前进变换的建议架构以以210 MHz的最大频率运行。

著录项

来源
《IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics》|2016年|295p|共6页
会议地点
作者
Rohan Mukherjee; Anupam Banerjee; Indrajit Chakrabarti; Pranab Kumar Dutta; Ajoy Kumar Ray;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类计算技术、计算机技术;
关键词
Transforms; Quantization (signal); Computer architecture; Hardware; Standards; Algorithm design and analysis; Registers;

机译：变换;量化（信号）;计算机架构;硬件;标准;算法设计和分析;寄存器;

相似文献

外文文献
中文文献
专利

1. Fpga Implementation Of Integer Transform And Quantizer For H.264 Encoder [J] . Reeba Korah, J, Raja Paul Perinbam Journal of VLSI signal processing systems for signal, image, and video technology . 2008,第3期

机译：H.264编码器的整数变换和量化器的Fpga实现
2. Fast 2-dimensional 4 /spl times/ 4 forward integer transform implementation for H.264/AVC [J] . Chih-Peng Fan IEEE Transactions on Circuits and Systems. II, Express Briefs . 2006,第3期

机译：H.264 / AVC的快速2维4 / spl次/ 4正向整数变换实现
3. Fast 2-dimensional 4 × 4 forward integer transform implementation for H.264/AVC [J] . Chih-Peng Fan IEEE transactions on circuits and systems. II, Express briefs . 2006,第3期

机译：H.264 / AVC的快速2维4×4前向整数变换实现
4. An efficient FPGA based implementation of forward integer transform and quantization algorithm of H.264 [C] . Rohan Mukherjee, Anupam Banerjee, Indrajit Chakrabarti, 2016 IEEE International Conference on Distributed Computing, VLSI, Electrical Circuits and Robotics . 2016

机译：基于FPGA的H.264正整数变换和量化算法的有效实现。
5. Error-free algorithms and architectures of Discrete Cosine Transforms using multidimensional Algebraic Integer Quantization. [D] . Wahid, Khan Arif. 2008

机译：使用多维代数整数量化的离散余弦变换的无差错算法和体系结构。
6. FPGA-Based Hybrid-Type Implementation of Quantized Neural Networks for Remote Sensing Applications [O] . Xin Wei, Wenchao Liu, Lei Chen, 2019

机译：遥感应用中基于FPGA的量化神经网络混合类型实现
7. Design and Implementation of Integer Transform and Quantization Processor for H.264 Encoder on FPGA [O] . Keshaveni N., Ramachandran S., Gurumurthy K.S. 2009

机译：FpGa上H.264编码器整数变换和量化处理器的设计与实现

An efficient FPGA based implementation of forward integer transform and quantization algorithm of H.264

摘要

著录项

相似文献

相关主题

期刊订阅