首页> 外文会议>IEEE Symposium on VLSI Technology >Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity
【24h】

Capacitor-based Cross-point Array for Analog Neural Network with Record Symmetry and Linearity

机译:具有记录对称性和线性度的基于电容器的模拟神经网络交叉点阵列

获取原文

摘要

We report a capacitor-based cross-point array that can be used to train analog-based Deep Neural Networks (DNNs), fabricated with trench capacitors in 14nm technology. The fundamental DNN functionalities of multiply-accumulate and weight-update are demonstrated. We also demonstrate the best symmetry and linearity ever reported for an analog cross-point array system. For DNNs, the capacitor leakage does not impact learning accuracy even without any refresh cycle, as the weights are continuously updated during training. This makes capacitor an ideal candidate for neural network training. We also discuss the scalability of this array using optimized low-leakage DRAM technology.
机译:我们报告了一种基于电容器的交叉点阵列,该阵列可用于训练基于模拟的深层神经网络(DNN),该网络是用14nm技术的沟槽电容器制造的。演示了累加和权重更新的基本DNN功能。我们还展示了有史以来针对模拟交叉点阵列系统报告的最佳对称性和线性度。对于DNN,即使在没有任何刷新周期的情况下,电容器的泄漏也不会影响学习的准确性,因为在训练过程中权重会不断更新。这使得电容器成为神经网络训练的理想选择。我们还将讨论使用优化的低泄漏DRAM技术实现该阵列的可扩展性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号