首页> 外文会议>Formal Methods in Computer-Aided Design >Augmenting a Regular Expression-Based Temporal Logic with Local Variables
【24h】

Augmenting a Regular Expression-Based Temporal Logic with Local Variables

机译:使用局部变量扩充基于正则表达式的时间逻辑

获取原文

摘要

The semantics of temporal logic is usually defined with respect to a word representing a computation path over a set of atomic propositions. A temporal logic formula does not control the behavior of the atomic propositions, it merely observes their behavior. Local variables are a twist on this approach, in which the user can declare variables local to the formula and control their behavior from within the formula itself. Local variables were introduced in 2002, and a formal se mantics was given to them in the context of SVA, the assertion language of SystemVerilog, in 2004. That semantics suffers from several drawbacks. In particular, it breaks distributivity of the operators corresponding to intersection and union. In this paper we present a formal semantics for local variables that solves that problem and others, and compare it to the previous solution.
机译:时间逻辑的语义通常相对于表示一组原子命题的计算路径的单词来定义。时间逻辑公式不控制原子命题的行为,它只是观察其行为。局部变量是这种方法的扭曲,其中用户可以将本地的变量声明到公式中的变量并控制其在公式本身内的行为。 2002年引入了局部变量,并在Sysomverilog的断言语言的情况下向他们提供了正式的SE螳螂,2004年。该语义遭受了几个缺点。特别是,它破坏了对应于交叉口和联盟的操作员的分配。在本文中,我们为局部变量提出了一个正式的语义,解决了这个问题和其他问题,并将其与前一个解决方案进行比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号