• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文会议>International Conference on Application of Information and Communication Technologies >On-Chip Hardware Accelerators for Data Processing and Combinatorial Search
【24h】

On-Chip Hardware Accelerators for Data Processing and Combinatorial Search

机译：用于数据处理和组合搜索的片上硬件加速器

获取原文
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Data processing and combinatorial search are widely used techniques in the scope of information and communication. Examples of practical applications are sorting, frequent items encountering, matrix/set covering, graph/map coloring, data mining, priority management, and many others. Often information/data processing that involves the listed above tasks has to be done in embedded systems where high performance needs to be achieved in portable and low-cost devices integrating multiple functions and capabilities. An efficient development technique for such systems is hardware/software co-design with the use of programmable systems-on-chip that are highly integrated, easily customizable/configurable and permit broad parallelism to be supported that is the primary way to accelerate computations. The tutorial is dedicated to such a design technique.
机译：数据处理和组合搜索广泛使用信息和通信范围中的技术。实际应用的示例是对遇到的频繁遇到的，矩阵/设置覆盖，图形/地图着色，数据挖掘，优先级管理以及许多其他项目。通常，涉及上述任务的信息/数据处理必须在嵌入式系统中完成，其中在集成多个功能和能力的便携式和低成本设备中需要实现高性能。这种系统的有效开发技术是硬件/软件共同设计，使用可编程系统的片上，这些系统高度集成，易于定制/可配置，并允许支持广泛的并行性，这是加速计算的主要方法。教程专用于这种设计技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号