首页> 外文会议>Novel Materials and Processes for Advanced CMOS >STRUCTURAL QUALITY AND ELECTRICAL BEHAVIOR OF EPITAXIAL HIGH-k Y_2O_3 / Si(001)
【24h】

STRUCTURAL QUALITY AND ELECTRICAL BEHAVIOR OF EPITAXIAL HIGH-k Y_2O_3 / Si(001)

机译:表观高k Y_2O_3 / Si(001)的结构质量和电性能

获取原文
获取原文并翻译 | 示例

摘要

Y_2O_3 thin films were grown directly on Si (001) by MBE and annealed in-situ under UHV at various annealing temperatures. The samples were investigated in-situ by RHEED and ex-situ by HRTEM. A 7 to 15 A thick non-uniform interfacial amorphous layer is observed in the as-grown sample. After annealing at 490℃ under UHV for 30 minutes the amorphous layer is reduced and a sharp Y_2O_3/Si interface is obtained. At higher annealing temperatures, YSi_2 islands start to form at the Y_2O_3/Si interface. Ⅰ-Ⅴ measurements performed on generic MIS structures show that the annealed samples exhibit higher leakage current density than the as-grown sample, due to reduction of the wide band gap interfacial layer. Leakage current densities in annealed samples remain below 1A/cm~2, which is acceptable for future high-κ transistor fabrication.
机译:Y_2O_3薄膜通过MBE直接在Si(001)上生长,并在各种退火温度下的UHV下进行原位退火。样品通过RHEED进行了原位研究,并通过HRTEM进行了异位研究。在刚生长的样品中观察到7至15 A厚的不均匀界面非晶层。在490℃,超高压下退火30分钟后,非晶层被还原,并获得清晰的Y_2O_3 / Si界面。在较高的退火温度下,YSi_2岛开始在Y_2O_3 / Si界面处形成。对通用MIS结构进行的I-Ⅴ测量表明,由于宽带隙界面层的减少,退火样品的泄漏电流密度比生长的样品高。退火样品中的漏电流密度保持在1A / cm〜2以下,这对于将来的高k晶体管制造是可以接受的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号