【24h】

TECHNOLOGY AND ARCHITECTURE FOR DEEP SUBMICRON RF CMOS TECHNOLOGY

机译:深亚微米RF CMOS技术的技术和架构

获取原文
获取原文并翻译 | 示例

摘要

RF CMOS is a competitor for the technology of choice for large volume (RFID, WLAN…), low and moderate RF frequency range applications (0.9 - 20 GHz). This conclusion holds for 90nm CMOS technology, however it is expected that beyond 65 nm node, the CMOS devices might differ significantly because of the introduction of advanced process modules and new architectures. From the SOC design point of view, the benefit of increased digital device performance might be limited by analog and RF performance limits. In this contribution we present results for 90nm RFCMOS technology including circuit demonstrators. The importance of passive components is illustrated with a VCO and LNA showing very low power consumption. The impact of further scaling is also presented to illustrate the trends and the limits for analog and RF performances.
机译:RF CMOS是大容量(RFID,WLAN ...),中低RF频率范围应用(0.9-20 GHz)首选技术的竞争者。该结论适用于90nm CMOS技术,但是,由于引入了先进的处理模块和新的体系结构,预计在65nm以上的节点上,CMOS器件可能会有很大的不同。从SOC设计的角度来看,提高数字设备性能的好处可能会受到模拟和RF性能限制的限制。在这项贡献中,我们介绍了包括电路演示器在内的90nm RFCMOS技术的结果。 VCO和LNA显示了非常低的功耗,从而说明了无源组件的重要性。还提出了进一步缩放的影响,以说明模拟和RF性能的趋势以及极限。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号