首页> 外文会议>Simulation of semiconductor processes and devices 1998(SISPAD98) >Simulation based development of EEPROM devices within a 0.35μm process
【24h】

Simulation based development of EEPROM devices within a 0.35μm process

机译:0.35μm工艺内基于EEPROM器件的仿真开发

获取原文
获取原文并翻译 | 示例

摘要

This paper outlines the capabilities of 2D process and device simulation in the development of byte-eraseable EEPROMs within a 0.35μm CMOS process. Evaluation of different cell options, investigation of critical design rules and process development have been successfully undertaken. Simulation has been shown to provide useful insight and understanding that cannot be obtained from measurements alone and can increase the speed of the design cycle.
机译:本文概述了在0.35μmCMOS工艺中开发字节可擦除EEPROM时2D工艺和器件仿真的功能。已成功进行了各种单元选项的评估,关键设计规则的调查和工艺开发。事实证明,仿真可以提供有用的见解和理解,而这不能仅从测量中获得,并且可以提高设计周期的速度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号