【24h】

Rigorous Capacitance Simulation of DRAM Cells

机译:DRAM单元的严格电容仿真

获取原文
获取原文并翻译 | 示例

摘要

As dynamic RAM cell size is being scaled down, the storage capacitor design becomes more difficult because its capacitance cannot scale as much. The solutions are leading to complex structures which require an accurate description of the fabrication process, making technology CAD (TCAD) simulations necessary. We introduce a set of layout-driven TCAD tools to perform capacitance extraction of three-dimensional structures created by rigorous topographic simulation, suitable in the development of new cell configurations. Simulation results are also given and compared with measured data.
机译:随着动态RAM单元尺寸的缩小,存储电容器的设计变得更加困难,因为其电容无法达到同样的规模。解决方案导致了复杂的结构,需要对制造过程进行准确的描述,从而使技术CAD(TCAD)模拟成为必要。我们引入了一组布局驱动的TCAD工具,以执行通过严格的地形仿真创建的三维结构的电容提取,适用于开发新的单元配置。还给出了仿真结果,并将其与测量数据进行了比较。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号