• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文学位 >Bit error rate locked loops using log-likelihood error correction decoders.
【24h】

Bit error rate locked loops using log-likelihood error correction decoders.

机译：使用对数似然纠错解码器的误码率锁定环。

获取原文
获取原文并翻译 | 示例
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

In this dissertation a new application utilizing error correction code (ECC) decoders is studied, wherein a feedback control loop is attached to the decoder in order to tune the device until it produces a desired average bit error rate (BER) on its codeword estimates. The resulting structure is aptly named a bit error rate locked loop, abbreviated as BERLL. The specific design of the ECC decoder lying at the heart of the loop is not of foremost importance; only the input-to-output characteristics of the decoder and its associated impact on the control loop is considered relevant. The feedback controller takes as input the soft log-likelihood ratio (LLR) variables used by the decoder to determine codeword estimates, while delivering various configuration outputs back to the decoder to achieve the target BER. A trade-off between decoder error correction performance and multiple decoder parameters is thus levied in an effort to minimize the decoder system resource burden while meeting a specified data reliability objective. Direct benefits of operating the decoder in a reduced performance mode include decreased decoder power consumption and decreased decoder throughput latency, per codeword. The loop components of the BERLL are each examined in turn and their impact on overall loop performance is analyzed and discussed. Two independent methods of controlling the performance of the ECC decoder are examined with mathematical analysis and software simulation of the closed loop time domain and frequency domain responses.
机译：在本文中，研究了利用纠错码（ECC）解码器的新应用，其中将反馈控制环附接到解码器以便调谐设备，直到其码字估计产生期望的平均误码率（BER）。所得到的结构恰当地称为误码率锁定环，缩写为BERLL。循环核心的ECC解码器的具体设计不是最重要的；只有解码器的输入到输出特性及其对控制回路的相关影响才被认为是相关的。反馈控制器将解码器用于确定码字估计的软对数似然比（LLR）变量作为输入，同时将各种配置输出传递回解码器以实现目标BER。因此在解码器纠错性能和多个解码器参数之间进行折衷，以努力在满足指定的数据可靠性目标的同时最小化解码器系统资源负担。以降低的性能模式操作解码器的直接好处包括减少每个代码字的解码器功耗和减少的解码器吞吐量等待时间。依次检查BERLL的环路组件，并分析和讨论它们对整体环路性能的影响。通过数学分析和闭环时域和频域响应的软件仿真，研究了两种控制ECC解码器性能的独立方法。

著录项

  • 作者

    Rives, Eric.;

  • 作者单位

    The University of Alabama in Huntsville.;

  • 授予单位 The University of Alabama in Huntsville.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2011
  • 页码 127 p.
  • 总页数 127
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类 TS97-4;
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号