首页> 外文学位 >Digital calibration of doubled-sampled time-interleaved analog-to-digital converters.
【24h】

Digital calibration of doubled-sampled time-interleaved analog-to-digital converters.

机译:两次采样时间交错的模数转换器的数字校准。

获取原文
获取原文并翻译 | 示例

摘要

Time-interleaving parallel channels can increase the maximum sampling rate of analog-to-digital converters (ADCs). However, the performance is degraded by offset mismatches, gain mismatches, and sample-time errors between the interleaved channels [1]. Digital calibration to overcome sample-time errors has been demonstrated but is limited to only two channels [2]. Double sampling can reduce the power dissipation and area [3], but sharing opamps across channels can introduce memory errors not previously overcome by calibration. This thesis describes a double-sampled pipelined ADC using digital calibration to overcome the effects of mismatch errors between four channels, as well as memory errors across channels introduced by double sampling.;To demonstrate the digital calibration approach, an 11b 160MS/s 4-channel time-interleaved double-sampled pipelined ADC has been designed and fabricated in a 0.35microm CMOS process. Digital calibration is used to correct mismatch errors between channels as well as memory errors that arise from the use of double sampling. With a 8.71-MHz input, test results show that the calibration improves the SNDR from 45 to 62dB and the SFDR from 47 dB to 78 dB. The total power dissipation is 594mW from a 3.3 V power supply. The active area is 13.9 mm2.
机译:时间交错的并行通道可以提高模数转换器(ADC)的最大采样率。然而,交错通道之间的失调失配,增益失配和采样时间误差会降低性能[1]。已经证明了克服样品时间误差的数字校准,但仅限于两个通道[2]。两次采样可以减少功耗和面积[3],但是跨通道共享运算放大器会引入以前无法通过校准解决的存储错误。本文介绍了一种使用数字校准的双采样流水线ADC,以克服四个通道之间的失配误差以及双采样引入的跨通道存储错误的影响。为了演示数字校准方法,采用11b 160MS / s 4-通道时间交错的双采样流水线ADC是在0.35μmCMOS工艺中设计和制造的。数字校准用于校正通道之间的失配误差以及由于使用双重采样而引起的存储误差。使用8.71 MHz输入时,测试结果表明,该校准可将SNDR从45 dB提高到62dB,将SFDR从47 dB提高到78 dB。 3.3 V电源的总功耗为594mW。有效面积为13.9平方毫米。

著录项

  • 作者

    Law, Chi Ho.;

  • 作者单位

    University of California, Davis.;

  • 授予单位 University of California, Davis.;
  • 学科 Engineering Electronics and Electrical.
  • 学位 Ph.D.
  • 年度 2009
  • 页码 133 p.
  • 总页数 133
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号