首页> 中文期刊> 《计算机与现代化》 >实时高速实现改进型中值滤波算法

实时高速实现改进型中值滤波算法

         

摘要

在图像采集和处理过程中会引入噪声,必须先对图像进行预处理.本文介绍一种快速中值滤波算法,该算法在硬件平台上实现实时处理功能.综合考虑,选择现场可编程门阵列(FPGA)作为硬件平台,采用硬件描述语言Verilog实现改进型中值滤波算法.经Modelsim仿真结果表明:基于FPGA硬件平台实现改进型中值滤波算法不仅速度快,而且实时处理效果佳,提高了图像处理的效率.%Image processing will introduce noise in the process of generating and acquisition,so image preprocessing must first be done.This paper introduces a rapid median filtering algorithm,which is implemented in hardware platform on the condition of real-time processing.In the end,this paper chooses field programmable gates array (FPGA) as a hardware platform,and realizes its algorithm by the hardware description language Verilog.According to the result of Modelsim simulation,improved algorithm based on FPGA is not only implemented rapidly,but also is highly and perfectly efficient in the real-time processing.

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号