A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter

Ling Du; Ning Ning; Shuangyi Wu; Qi Yu; Yang Liu

首页> 中文期刊>电脑和通信（英文） >A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter

A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter

开具论文收录证明 >>

期刊封面封底目录下载 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

A digital background calibration technique that corrects the capacitor mismatches error is proposed for successive approximation register analog-to-digital converter (SAR ADC). The technique is implemented in SAR ADC which is based on tri-level switching. The termination capacitor in the Digital-to-Analog Converter (DAC) is regarded as a reference capacitor and the digital weights of all other unit capacitors are corrected with respect to the reference capacitor. To make a comparison between the size of the unit capacitor and that of the reference capacitor, each input sample is quantized twice. The unit capacitor being calibrated is swapped with the reference capacitor during the second conversion. The difference between the two conversion results is used to correct the digital weight of the unit capacitor under calibration. The calibration technique with two reference capacitors is presented to reduce the number of parameters to be estimated. Behavior simulation is performed to verify the proposed calibration technique by using a 12-bit SAR ADC with 3% random capacitor mismatch. The simulation results show that the Signal-to-Noise and Distortion Ratio (SNDR) is improved from 57.2 dB to 72.2 dB and the Spurious Free Dynamic Range (SFDR) is improved from 60.0 dB to 85.4 dB.

著录项

来源
《电脑和通信（英文）》|2013年第6期|30-36|共7页
作者
Ling Du; Ning Ning; Shuangyi Wu; Qi Yu; Yang Liu;
展开▼
作者单位

State Key Lab of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China;

State Key Lab of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu, China.;

展开▼
原文格式 PDF
正文语种 chi
中图分类基本电子电路;
关键词
Analog-to-Digital; Conversion; Capacitor; Mismatch; Digital; Background; Calibration; SAR; ADC;

相似文献

中文文献
外文文献
专利

1. A digital calibration technique for an ultra high-speed wide-bandwidth folding and interpolating analog-to-digital converter in 0.18μm CMOS technology [J] . 余金山 ,张瑞涛 ,张正平 . 半导体学报 . 2011,第001期
2. Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters:State-of-the-Art and a Design Example [J] . Sheng-Gang Dong ,Xiao-Yang Wang ,Hua Fan . 电子科技学刊 . 2013,第004期
3. An 8 Bit 0.8 GS/s 8.352 mW Modified Successive Approximation Register Based Analog to Digital Converter in 65 nm CMOS [J] . Ananthanarayanan Parthasarathy . 电路与系统（英文） . 2015,第12期
4. Fault-Tolerant Technique in the Cluster Computation of the Digital Watershed Model [C] . SHANG Yizi ,WU Baosheng ,LI Tiejian . 第十二届全国容错计算学术会议 . 2007
5. Converters Techniques for Pv Power Generation in DC Microgrid [A] . Sikander Ali . 2019

A Digital Background Calibration Technique for Successive Approximation Register Analog-to-Digital Converter

摘要

著录项

相似文献

相关主题

期刊订阅