首页> 中文期刊>电子科技学刊 >Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters:State-of-the-Art and a Design Example

Overview of Energy-Efficient Successive-Approximation Analog-to-Digital Converters:State-of-the-Art and a Design Example

     

摘要

This paper makes a review of state-of-the-arts designs of successive-approximation register analog-to-digital converters (SAR ADCs). Methods and technique specifications are collected in view of innovative ideas. At the end of this paper, a design example is given to illustrate the procedure to design an SAR ADC. A new method, which extends the width of the internal clock, is also proposed to facilitate different sampling frequencies, which provides more time for the digital-to-analog convert (DAC) and comparator to settle. The 10 bit ADC is simulated in 0.13μm CMOS process technology. The signal-to-noise and distortion ratio (SNDR) is 54.41 dB at a 10 MHz input with a 50 MS/s sampling rate, and the power is 330μW.

著录项

  • 来源
    《电子科技学刊》|2013年第4期|372-381|共10页
  • 作者单位

    the Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 610054, China;

    the Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 610054, China;

    the Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 610054, China;

    the Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 610054, China;

    the Centre for Communication Circuits and Systems, University of Electronic Science and Technology of China, Chengdu 610054, China;

  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号