首页> 中文期刊> 《无线电通信技术》 >实时时钟芯片重要模块设计与分析

实时时钟芯片重要模块设计与分析

         

摘要

Arming at increasing demands on the high accuracy, low cost and low power consumption of electronic devices nowadays,the system architecture of Real Time Clock chip is introduced. And the key technologies and implementations of Real Time Clock chip are provided.The compensation scheme that the chip uses is the combination of dynamic temperature tracking programs and mixed analog⁃digital circuits.Based on traditional structure,this chip integrates micro error compensation module,aging offset register, small step adjustable capacitor array and key modules such as automatic adjustment function.The chip is fabricated in the 0.18μm EEP⁃ROM CMOS process design.Proven by the simulation and actual test,the chip achieves the fine⁃tuning accuracy of higher than 100 ns and high accuracy punctuality of ±2ppm.And the power consumption of the chip is less than 3μA.%针对当今电子设备高精度、低成本和低功耗的需求不断提高,介绍了实时时钟芯片的系统架构,提出了实时时钟芯片的关键技术及其实现方法,该芯片采用了动态温度跟踪方案和软硬件结合、模拟数字混合的补偿方案,在传统的实现架构基础上,集成了微小偏差补偿模块、老化偏移量寄存器、小步长可调节电容阵列和自动调测功能等关键模块。该芯片采用0.18μm CMOS的EEPROM工艺设计,通过仿真验证和实际测试,芯片达到了高于100 ns 的微调精度,实现±2 ppm高精度守时,具有守时模式小于3μA的低功耗指标。

著录项

相似文献

  • 中文文献
  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号