...
首页> 外文期刊>Information Forensics and Security, IEEE Transactions on >An Experimental Analysis of Power and Delay Signal-to-Noise Requirements for Detecting Trojans and Methods for Achieving the Required Detection Sensitivities
【24h】

An Experimental Analysis of Power and Delay Signal-to-Noise Requirements for Detecting Trojans and Methods for Achieving the Required Detection Sensitivities

机译:特洛伊木马检测功率和延迟信噪比要求的实验分析以及实现所需检测灵敏度的方法

获取原文
获取原文并翻译 | 示例
           

摘要

New validation methods are needed for ensuring integrated circuit (IC) Trust, and in particular for detecting hardware Trojans. In this paper, we investigate the signal-to-noise ratio (SNR) requirements for detecting Trojans by conducting ring oscillator (RO) experiments on a set of V2Pro FPGAs. The ROs enable a high degree of control over the switching activity in the FPGAs while simultaneously permitting subtle delay and transient power supply anomalies to be introduced through simple modifications to the RO logic structure. Power and delay analyses are first carried out across a set of FPGAs using RO configurations that emulate Trojan-free conditions. These experiments are designed to determine the magnitude of process and environmental (PE) variations, and are used to establish statistical limits on the noise floor for the subsequent emulated Trojan experiments. The emulated Trojan experiments introduce anomalies in power and delay in subtle ways as additional loads and series inserted gates. The data from both experiments is used to determine the detection sensitivity of several statistical methods to the transient anomalies introduced by these types of design modifications. A calibration technique is proposed that improves sensitivity to small transient anomalies significantly. Finally, we describe testing techniques that enable high resolution measurements of power and delay to support the proposed calibration and statistics-based detection methods.
机译:需要新的验证方法来确保集成电路(IC)信任,尤其是检测硬件木马。在本文中,我们通过在一组V2Pro FPGA上进行环形振荡器(RO)实验,研究了检测特洛伊木马的信噪比(SNR)要求。 RO可以对FPGA中的开关活动进行高度控制,同时允许通过对RO逻辑结构的简单修改来引入微妙的延迟和瞬态电源异常。功率和延迟分析首先使用模拟无特洛伊木马程序条件的RO配置在一组FPGA上进行。这些实验旨在确定过程和环境(PE)变化的幅度,并用于为随后的仿真Trojan实验建立本底噪声的统计限制。仿真的Trojan实验以微妙的方式引入了功率和延迟异常,如额外的负载和串联的门。来自两个实验的数据都用于确定几种统计方法对这些类型的设计修改所引起的瞬态异常的检测敏感性。提出了一种校准技术,可以显着提高对小瞬态异常的灵敏度。最后,我们描述了能够对功率和延迟进行高分辨率测量以支持所提出的基于校准和统计的检测方法的测试技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号