首页> 外文期刊>IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences >A MPEG-4 Video Codec Chip with Low Power Scheme for Mobile Application
【24h】

A MPEG-4 Video Codec Chip with Low Power Scheme for Mobile Application

机译:低功耗方案的MPEG-4视频编解码器芯片,用于移动应用

获取原文
获取原文并翻译 | 示例
           

摘要

In this paper, we present a design of MPEG-4 video codec chip to reduce the power consumption using frame level clock gating, macro block level and motion estimation skip scheme. It performs 30 frames/s of codec (encoding and decoding) mode with quarter-common intermediate format (QC1F) at 27 MHz. Power consumption is 290 mW at 27 MHz operation, which is achieving 35% power saving compared to a conventional CMOS. Motion Estimation skip method is employed to reduce 32% computation load. This chip performs MPEG-4 Simple Profile Level 2 (Simple@L2) and H.263 base mode. Its contains 388,885 gates, 662 k bits memory, and the chip size was 9.7 mm x 9.7 mm which was fabricated using 0.35 micron 3-layers metal CMOS technology.
机译:在本文中,我们提出了一种MPEG-4视频编解码器芯片的设计,以使用帧级时钟门控,宏块级和运动估计跳过方案来降低功耗。它以27 MHz的四分之一通用中间格式(QC1F)执行30帧/秒的编解码器(编码和解码)模式。在27 MHz下工作时,功耗为290 mW,与传统CMOS相比,可节省35%的功耗。运动估计跳过方法用于减少32%的计算负荷。该芯片执行MPEG-4简单配置文件级别2(Simple @ L2)和H.263基本模式。它包含388,885个门,662 k位存储器,芯片尺寸为9.7 mm x 9.7 mm,它是使用0.35微米3层金属CMOS技术制造的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号