首页> 外文期刊>International Journal of Microwave and Wireless Technologies >A design of analog VDD generator for passive UHF RFID Tag in 90 nm CMOS
【24h】

A design of analog VDD generator for passive UHF RFID Tag in 90 nm CMOS

机译:用于90 nm CMOS的无源UHF RFID标签的模拟VDD发生器设计

获取原文
获取原文并翻译 | 示例
           

摘要

This paper introduces a VDD generator for the ultrahigh frequency ( UHF) passive Radio-frequency identification (RFID) tag, consisting of an RF-limiter, an NMOS rectifier, a DC-limiter, and a regulator. The proposed NMOS rectifier utilizes diodeconnected native NMOS transistors with ultralow-threshold voltage instead of Schottky diodes. The theoretical equations for predicting the performance of the VDD generator are provided and verified by both simulation results in 90 nm CMOS process. The proposed VDD generator generates a 1.19-V stable output voltage with low-power dissipation and a 26.96% larger power conversion efficiency under conditions of 50 Omega antenna, 900 MHz, -23 dBm input power and 1 M DC output load. The chip area of the proposed VDD generator is only 105 x 85 mu m. The simulation results indicated that the presented novel VDD generator is capable to provide efficient, stable, and input-independent power supply for Passive UHF RFID tag
机译:本文介绍了一种用于超高频(UHF)无源射频识别(RFID)标签的VDD发生器,它由一个RF限制器,一个NMOS整流器,一个DC限制器和一个调节器组成。提出的NMOS整流器使用具有超低阈值电压的二极管连接的本机NMOS晶体管代替肖特基二极管。提供了用于预测VDD发生器性能的理论方程,并通过90 nm CMOS工艺中的两个仿真结果进行了验证。拟议的VDD发生器在50Ω天线,900 MHz,-23 dBm输入功率和1 M直流输出负载的条件下,可产生1.19 V稳定输出电压,具有低功耗和大26.96%的功率转换效率。提议的VDD发生器的芯片面积仅为105 x 85μm。仿真结果表明,所提出的新型VDD发生器能够为无源UHF RFID标签提供高效,稳定和与输入无关的电源

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号