...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Journal of Real-Time Image Processing >Fast guided filter for power-efficient real-time 1080p streaming video processing
【24h】

Fast guided filter for power-efficient real-time 1080p streaming video processing

机译：快速引导滤波器，用于高效实时1080P流视频处理

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

With the advent of embedded vision systems, smart sensors with integrated image signal processing (ISP) become a hot topic. This poses a need for efficient hardware implementation, regarding resource utilization and power consumption, of core image processing algorithms. Power consumption is especially important, since many of the target devices are usually battery operated. Edge-aware filtering, although it is used in many core image processing algorithms, is still challenging operation, especially in cases where large kernels are needed. In this paper, efficient hardware realization of fast guided filter (FGF) is proposed. It is based on idea that large filter of size R=K.S can be calculated by downsampling input image by factor S and using filter of size K. Besides reduced memory and logic requirements, this optimization enables that, for the scaling factor S, core processing is done at 1/S2 pixel clock, providing significantly lower power consumption. Experimental results on Cyclone V FPGA chip demonstrate that, for FGF of size 35x35 with downsampling factor S=7 the proposed design achieves 60 fps for 1080p video. Memory utilization is 147.3 kB without need for any off-chip memory. Core dynamic power consumption is 79.89 mW. Proposed design consumes less total power than state-of-the-art guided filter realizations including ASIC-based solutions. This module can be seamlessly integrated into smart sensors ISP units, because it is designed for power-efficient streaming processing.
机译：随着嵌入式视觉系统的出现，具有集成图像信号处理（ISP）的智能传感器成为热门话题。这构成了有关核心图像处理算法的资源利用和功耗的有效硬件实现。功耗尤为重要，因为许多目标设备通常是电池供电。边缘感知过滤，虽然它在许多核心图像处理算法中使用，但仍处于具有挑战性的操作，尤其是在需要大核的情况下。在本文中，提出了快速引导滤波器（FGF）的有效硬件实现。基于思想，可以通过将输入图像逐个频率进行采样和尺寸k的滤波器来计算大小r = ks的大型滤波器。除了降低的存储器和逻辑要求外，该优化可以实现缩放因子S，核心处理。在1 / S2像素时钟完成，提供显着较低的功耗。 Cyclone V FPGA芯片上的实验结果表明，对于尺寸35x35的FGF，下采样因子S = 7，所提出的设计实现了1080p视频的60 FPS。内存利用率为147.3 kB，无需任何片外存储器。核心动态功耗为79.89 MW。提出的设计比在包括基于ASIC的解决方案的最先进的引导滤波器实现的情况下消耗较少的总功率。该模块可以无缝集成到智能传感器ISP单元中，因为它专为高功率的流式流处理而设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号