...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Microelectronics journal >BISH-QVCO: A Low-Power, Low-Phase noise Bulk-Injected Super-Harmonic coupling QVCO
【24h】

BISH-QVCO: A Low-Power, Low-Phase noise Bulk-Injected Super-Harmonic coupling QVCO

机译：BISH-QVCO：低功耗，低相噪声批量注入超级谐波耦合QVCO

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

In this paper, a novel method of Super-Harmonic coupling is proposed to generate quadrature outputs. In this method, by direct connection of all switching transistors bulk terminals, a second harmonic current is injected from each one of the I/Q oscillators to the other. Therefore, the proposed circuit is called Body-Injected Super-Harmonic coupling (BISH-) QVCO. The quadrature operation of the proposed circuit is mathematically proven and certified by simulations. In addition, through a detailed analysis, closed-form expressions are derived for the output phase noise and phase error. To have a fair performance evaluation of the proposed topology, the proposed BISH-QVCO, and the conventional P-QVCO are designed and simulated in 0.18 mu m RF-CMOS technology with 3.22-3.64 GHz oscillation frequency (12.25% tuning range), a power supply of 1.8V, and the same power consumption of 3.85 mW. The quality factor of the tank circuits is calculated as 9.2. Post layout simulation results predict phase noise of -122.3dBc/Hz at 1 MHz offset from 3.64 GHz oscillation frequency that presents 4.1 dB and 2.7 dB phase noise improvements compared to the conventional P-QVCO and simple LC VCO, respectively. The maximum I and Q outputs phase error due to a 2% tank capacitor mismatch is 7 degrees. A FOMT of 189.4 dB is achieved for the proposed QVCO. Also, the proposed method is capable of generating multi-phase outputs, which can be ranked among the well-performing ones.
机译：在本文中，一种新颖的超谐波耦合的方法，提出了以产生正交输出。在该方法中，通过所有的开关晶体管的直接连接体端子，第二高次谐波电流从I / Q振荡器到另一个中的每一个喷射。因此，所提出的电路被称为身体注入超谐波耦合（BISH-）QVCO。所提出的电路的正交操作在数学上证明，并通过仿真认证。另外，通过详细地分析，封闭形式的表达式推导出的输出相位噪声和相位误差。到具有所提出的拓扑的公平性能评估，所提出的BISH-QVCO和其常规P-QVCO被设计和在0.18微米模拟中号RF-CMOS工艺，3.22-3.64 GHz的振荡频率（12.25％调谐范围），一个1.8V的电源供应，以及3.85毫瓦相同的功耗。储能电路的品质因数计算为9.2。交的布局的仿真结果在1 MHz从3.64千兆赫振荡频率偏移呈现4.1分贝和2.7分贝相位噪声的改进分别相比于常规P-QVCO和简单的LC VCO，预测-122.3dBc /赫兹的相位噪声。的最大的I和Q输出的相位误差由于2％罐电容失配为7度。的189.4分贝一个FOMT是拟议QVCO实现。此外，所提出的方法能够产生多相输出，可以在表现良好的那些可以排的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号