Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect

Sebastien Pillement; Olivier Sentieys; Jean-Marc Philippe

首页> 外文期刊>Microelectronics journal >Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect

【24h】

Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect

机译：时空编码可提高片上互连的速度和噪声容限

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

This paper introduces a new coding scheme that simultaneously tackles different design issues of interconnections such as noise, crosstalk and power consumption. The scheme is based on temporal skewing between data words on even and odd lines of an interconnection link, and its hardware implementation is simple and area-efficient. The proposed scheme permits to double the bandwidth of the interconnect while improving its noise tolerance. This is achieved through the simultaneous use of two error detecting techniques: temporal redundancy and parity. Improved noise tolerance property provided by our design enables to decrease the power supply voltage and hence to reduce power consumption of the interconnect.

机译：本文介绍了一种新的编码方案，该方案可同时解决互连的不同设计问题，例如噪声，串扰和功耗。该方案基于互连链路的偶数和奇数行上的数据字之间的时间偏移，并且其硬件实现简单而高效。所提出的方案允许将互连的带宽加倍，同时提高其噪声容限。这是通过同时使用两种错误检测技术来实现的：时间冗余和奇偶校验。我们的设计提供了改进的噪声容忍特性，从而可以降低电源电压，从而降低互连的功耗。

著录项

来源
《Microelectronics journal》 |2010年第8期|p.480-486|共7页
作者
Sebastien Pillement; Olivier Sentieys; Jean-Marc Philippe;
展开▼
作者单位

University of Rennes 1-INRIA/IRISA 6. rue de Kerampont, 22300 Lannion, France;

rnUniversity of Rennes 1-INRIA/IRISA 6. rue de Kerampont, 22300 Lannion, France;

rnCEA, LIST, Embedded Computing Laboratory, Boite Courrier 94, Cifsur Yvette, F-91797, France;

展开▼
收录信息美国《科学引文索引》(SCI);美国《工程索引》(EI);
原文格式 PDF
正文语种 eng
中图分类
关键词
deep-submicron interconnects; crosstalk; crosstalk and noise avoidance coding; low-power design;

机译：深亚微米互连;串扰;串扰和噪声避免编码;低功耗设计;

相似文献

外文文献
中文文献
专利

1. Energy Efficiency Optimization Through Codesign of the Transmitter and Receiver in High-Speed On-Chip Interconnects [J] . IEEE transactions on very large scale integration (VLSI) systems . 2014,第4期

机译：高速片内互连中收发器协同设计的能效优化
2. Analytical noise modeling for shielding to reduce crosstalk noise in on-chip interconnects [J] . P.V.Hunagund, A.B.Kalpana International journal of computer science and network security . 2010,第11期

机译：用于屏蔽的分析噪声建模，以减少片上互连中的串扰噪声
3. Analytical noise modeling for shielding to reduce crosstalk noise in on-chip interconnects [J] . P.V.Hunagund, A.B.Kalpana International journal of computer science and network security . 2010,第11期

机译：用于屏蔽的分析噪声建模，以减少片上互连中的串扰噪声
4. A New Approach of Coding to Improve Speed and Noise Tolerance of On-chip Busses [C] . Sebastien Pillement, Olivier Sentieys, Jean-Marc Philippe International Conference on Design Technology of Integrated Systems in Nanoscale . 2008

机译：一种提高片上总线速度和噪声公差的编码方法
5. An improved crosstalk noise model for on-chip interconnects. [D] . Rudrapati, Merlyn S. 2006

机译：片上互连的改进的串扰噪声模型。
6. Development of a Non-Invasive On-Chip Interconnect Health Sensing Method Based on Bit Error Rates [O] . Insun Shin, Kyoungmin Koo, Daeil Kwon 2018

机译：基于误码率的非侵入式片上互连健康感测方法的开发
7. Implementation of On-chip Optical Interconnect in High Speed Digital Circuit: Two-stage CMOS Buffer [O] . Siti Sarah Bint, Sawal Hamid Md., P. Susthitha, 2016

机译：在高速数字电路中实现片上光学互连：两级CMOS缓冲液

Spatio-temporal coding to improve speed and noise tolerance of on-chip interconnect

摘要

著录项

相似文献

相关主题

期刊订阅