• 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Microprocessors and microsystems >Optimized allocation of FPGA memory for image processing
【24h】

Optimized allocation of FPGA memory for image processing

机译：用于图像处理的FPGA存储器的优化分配

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

Memory is the most restricting component for use in the Field Programmable Gate Array (FPGA) for elevated level picture preparation, which requires total casing (s) to be put away in the general area. Since the FPGA on chip memory work is restricted, utilizing these assets adequately is essential to meet the exhibition, size, and intensity utilization limitations. This article aims to diminish asset utilization and force utilization, explore the picture preparing significant level prompting energy preservation, and understand the portion of on-chip memory assets included the FPGA altogether. The proposed memory engineering strategy, notwithstanding equipment depiction language, the plan of the significant levels of combination, is generally memory inhabitance, you can lessen the force utilization. On-chip formal force model dependent on the memory design choices will demonstrate whether the dividing calculation is higher than in how the regular procedure. Contrasted with business FPGA blend and elevated level union instruments, our outcomes, the proposed calculation shows that can bring about higher effectiveness, the number and size of edges that can be obliged in the uplink outline increment, about buffer% diminished unique force utilization. In the utilization of optical stream and mean movement following speaking to modern calculations, division calculation, as appeared by our exploratory information, without influencing the exhibition, it can lessen the separate all-out force.
机译：存储器是用于现场可编程栅极阵列（FPGA）的最具限制的组件，用于升高的电平图像准备，这需要将壳体的总套管放在一般区域中。由于芯片记忆工作的FPGA被限制，因此利用这些资产充分利用这些资产对于满足展览，规模和强度利用限制至关重要。本文旨在削弱资产利用率和武力利用，探索图像准备显着的水平提示能量保存，并了解片上内存资产的部分完全包括FPGA。拟议的记忆工程策略，致力于设备描述语言，大量组合水平的计划，通常是内存居民，可以减少力量利用率。依赖于内存设计选择的片上正式力模型将展示划分计算是否高于定期过程的划分计算。与业务FPGA混合和升高的级别工具仪器形成鲜明对比，我们的结果，所提出的计算结果可以带来更高的效率，可以在上行链路轮廓增量中义的边缘的数量和大小，关于缓冲百分比减少的独特力利用率。在利用光学流和平均运动之后对现代计算后，划分计算，如我们探索信息所出现的，而不会影响展览，可以减少单独的全面力量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号