...
  • 主题
高级搜索  >
历史搜索 清空历史
首页> 外文期刊>Power Electronics, IET >Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT
【24h】

Synchronous reference frame single-phase phase-locked loop (PLL) algorithm based on half-cycle DFT

机译：基于半周期DFT的同步参考帧单相锁相环（PLL）算法

获取原文
获取原文并翻译 | 示例
           
页面导航
  • 摘要
  • 著录项
  • 相似文献
  • 相关主题

摘要

In single-phase power and energy applications, sliding discrete Fourier transform (SDFT) filter based quadrature signal generation is a well-known tool for designing advanced phase-locked loops (PLLs), particularly for applications where high disturbance rejection ability is demanded. The SDFT-based PLL, nevertheless, has a limited ability in achieving fast response (a response time more than one cycle of the nominal frequency). To deal with this problem, a synchronous reference frame PLL based on half-cycle DFT (HCDFT) is proposed, enabling a fast and accurate synchronisation even in distorted grid. In this study, the fundamental voltage of the PLL input signal is obtained by a HCDFT filter. Then, phase, frequency and amplitude can be detected by the improved synchronous reference frame phase-locked loop (SRF-PLL). Besides, in order to solve the phase error when the frequency changes, a phase compensator is used. The HCDFT-based SRF-PLL method proposed in this study is compared, through experimental results, with a number of conventional methods, showing that the phase can be estimated under grid voltage disturbances accurately and quickly, which verifies the effectiveness and superiority of the proposed algorithm.
机译：在单相电力和能量应用中，滑动离散傅立叶变换（SDFT）基于滤波器的正交信号产生是用于设计高级锁相环（PLL）的公知工具，特别是对于需要高干扰抑制能力的应用。然而，基于SDFT的PLL在实现快速响应（响应时间超过一个标称频率周期）的能力有限。为了解决这个问题，提出了一种基于半周期DFT（HCDFT）的同步参考帧PLL，即使在扭曲的网格中也能够快速准确地同步。在该研究中，通过HCDFT滤波器获得PLL输入信号的基本电压。然后，可以通过改进的同步参考帧锁相环（SRF-PLL）检测相位，频率和幅度。此外，为了解决频率变化时的相位误差，使用相位补偿器。将基于HCDFT的SRF-PLL方法通过实验结果进行了比较了多种常规方法，表明可以准确且快速地估计该相位在电网电压干扰下，这验证了所提出的效果和优越性算法。

著录项

  • 来源
    《Power Electronics, IET》 |2020年第9期|1893-1900|共8页
  • 作者

    Tao Xia; Xu Zhang; Guojun Tan; Yezhao Liu;

  • 作者单位

    School of Electrical and Power Engineering China University of Mining and Technology Xuzhou People's Republic of China;

    School of Electrical and Power Engineering China University of Mining and Technology Xuzhou People's Republic of China;

    School of Electrical and Power Engineering China University of Mining and Technology Xuzhou People's Republic of China;

    School of Electrical and Power Engineering China University of Mining and Technology Xuzhou People's Republic of China;

  • 收录信息
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    phase locked loops; synchronisation; discrete Fourier transforms;

    机译：阶段锁定环;同步;离散傅里叶变换;

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

  • 客服微信

  • 服务号