Low-Voltage Tunnel Transistors for Beyond CMOS Logic

Seabaugh A. C.; Zhang Q.

首页> 外文期刊>Proceedings of the IEEE >Low-Voltage Tunnel Transistors for Beyond CMOS Logic

【24h】

Low-Voltage Tunnel Transistors for Beyond CMOS Logic

机译：超越CMOS逻辑的低压隧道晶体管

获取原文

获取原文并翻译 | 示例

掌桥外文数据库（机构版） >>

开具论文收录证明 >>

文献代查 >>

页面导航

摘要
著录项
相似文献
相关主题

摘要

Steep subthreshold swing transistors based on interband tunneling are examined toward extending the performance of electronics systems. In particular, this review introduces and summarizes progress in the development of the tunnel field-effect transistors (TFETs) including its origin, current experimental and theoretical performance relative to the metal–oxide–semiconductor field-effect transistor (MOSFET), basic current-transport theory, design tradeoffs, and fundamental challenges. The promise of the TFET is in its ability to provide higher drive current than the MOSFET as supply voltages approach 0.1 V.

机译：对基于带间隧穿的陡峭亚阈值摆幅晶体管进行了研究，以扩展电子系统的性能。特别是，本篇综述介绍并总结了隧道场效应晶体管（TFET）的开发进展，包括其起源，相对于金属氧化物半导体场效应晶体管（MOSFET）的电流实验和理论性能，基本电流运输理论，设计权衡和基本挑战。 TFET的希望在于，当电源电压接近0.1 V时，它能够提供比MOSFET高的驱动电流。

著录项

来源
《Proceedings of the IEEE》 |2010年第12期|p.2095-2110|共16页
作者
Seabaugh A. C.; Zhang Q.;
展开▼
作者单位

Department of Electrical Engineering, University of Notre Dame, Notre Dame, IN, USA;

展开▼
收录信息
原文格式 PDF
正文语种 eng
中图分类
关键词
Subthreshold swing; tunneling; tunneling transistor;

机译：亚阈值摆幅;隧道效应;隧道效应晶体管;

相似文献

外文文献
中文文献
专利

1. Noncomplementary BiCMOS logic and CMOS logic for low-voltage,low-power operation-a comparative study [J] . Margala M., Durdle N.G. IEEE Journal of Solid-State Circuits . 1998,第10期

机译：非互补BiCMOS逻辑和用于低压，低功耗操作的CMOS逻辑-比较研究
2. Noncomplementary BiCMOS logic and CMOS logic for low-voltage, low-power operation-a comparative study [J] . Margala M., Durdle N.G. IEEE Journal of Solid-State Circuits . 1998,第10期

机译：非互补BiCMOS逻辑和用于低压，低功耗操作的CMOS逻辑-比较研究
3. Comparative Analysis of Projected Tunnel and CMOS Transistors for Different Logic Application Areas [J] . Juan Núñez, María J. Avedillo Electron Devices, IEEE Transactions on . 2016,第12期

机译：投影隧道与CMOS晶体管在不同逻辑应用领域的比较分析
4. A novel low-voltage silicon-on-insulator (SOI) CMOS complementary pass-transistor logic (CPL) circuit using asymmetrical dynamic threshold pass-transistor (ADTPT) technique [C] . Bo-Ting Wang, James B. Kuo IEEE Midwest Symposium on Circuits and Systems . 2001

机译：一种新的低压硅式绝缘体（SOI）CMOS互补通晶体管逻辑（CPL）电路，使用不对称动态阈值通晶晶体管（ADTPT）技术
5. Transistor modeling and low-voltage integrated circuits for radio frequency receivers in CMOS technology. [D] . Abou Allam, Eyad. 2003

机译：CMOS技术中用于射频接收器的晶体管建模和低压集成电路。
6. Fabrication of Ultra-Thin Printed Organic TFT CMOS Logic Circuits Optimized for Low-Voltage Wearable Sensor Applications [O] . Yasunori Takeda, Kazuma Hayasaka, Rei Shiwaku, -1

机译：为低压可穿戴传感器应用而优化的超薄印刷有机TFT CMOS逻辑电路的制造
7. Comparative Analysis of Projected Tunnel and CMOS Transistors for Different Logic Application Areas [O] . Núñez, Juan, Avedillo, M- J. 2016

机译：投影隧道与CMOS晶体管在不同逻辑应用领域的比较分析

Low-Voltage Tunnel Transistors for Beyond CMOS Logic

摘要

著录项

相似文献

相关主题

期刊订阅