...
机译:VLSI布局的最新进展
Dept. of Electr. Eng. & Comput. Sci., California Univ., Berkeley, CA;
VLSI; circuit layout CAD; logic arrays; VLSI layout; advances in VLSI layout; building-block designs; compaction; computational geometry; connectivity specification; definitions; floorplanning; future research; global routing; gridless routing; hierarchical top-down approach; layout engines; method of successive cuts; module shape; placement; rip-up and rerouting problem; sea-of-gates; size; status; terminology; two-dimensional detailed routing problem;
机译:基于知识的自动视觉VLSI逆向工程专家系统:VLSI布局版本
机译:针对VLSI布局的具有延迟功率约束的优化缓冲器插入算法
机译:基于单元的VLSI布局高效迁移
机译:复杂分层VLSI对象的翻译器从真实形式到虚拟布局模型的布局说明
机译:模拟/ RF VLSI布局生成:通过符号模板重新布局。
机译:基于定时Petri网和系统布局规划的工厂设施布局规划研究
机译:分层网络的VLSI布局的递归网格布局方案
机译:VLsI布局的prolog:Topolog的设计和实现经验,基于prolog的模块生成和布局系统