...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >Digital-compatible high-performance operational amplifier with rail-to-rail input and output ranges
【24h】

Digital-compatible high-performance operational amplifier with rail-to-rail input and output ranges

机译:具有轨到轨输入和输出范围的数字兼容高性能运算放大器

获取原文
获取原文并翻译 | 示例
           

摘要

This paper presents a CMOS buffer amplifier which operates on a single 5-V power supply. The uniquely symmetrical design adds the following advantages: rail-to-rail linear, symmetrical operation at both the input and output; the output stage allows the use of gate channel capacitors of standard MOSFET's as the compensation capacitor saving die area from 80%/spl sim/93% in a standard single polysilicon digital process; large gain-bandwidth product; high power supply rejection ratio; good common-mode rejection ratio; and easy compact layout suitable for design automation (layout as a parametric cell, allows easy adaption to changing processes). The buffer is capable of driving 300 /spl Omega//spl par/100 pF with a loaded gain-bandwidth product of more than 4 MHz and a fully loaded slew rate of greater than 4 V//spl mu/S.
机译:本文介绍了一种采用5V单电源供电的CMOS缓冲放大器。独特的对称设计具有以下优点:轨到轨线性,输入和输出均对称运行;输出级允许使用标准MOSFET的栅极沟道电容器作为补偿电容器,从而在标准单多晶硅数字工艺中将芯片面积从80%/ spl sim / 93%节省下来;大增益带宽积;高电源抑制比;良好的共模抑制比;易于紧凑的布局,适合设计自动化(布局为参数单元,可轻松适应不断变化的过程)。该缓冲器能够以大于4 MHz的负载增益带宽乘积和大于4 V // spl mu / S的满负载摆率驱动300 / spl Omega // spl par / 100 pF。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号