...
首页> 外文期刊>IEEE Journal of Solid-State Circuits >A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM
【24h】

A 667-Mb/s operating digital DLL architecture for 512-Mb DDR SDRAM

机译:用于512 Mb DDR SDRAM的667 Mb / s工作数字DLL架构

获取原文
获取原文并翻译 | 示例
           

摘要

This paper describes an all-digital delay-locked loop (DLL) architecture for over 667 Mb/s operating double-data-rate (DDR) type SDRAMs, which suppresses skews and jitters. Two novel replica adjusting techniques are introduced, in which timing skews caused by the clock input and data output circuits are reduced by a hierarchical phase comparing architecture and a replica check method with slow tester. Further, an improved phase interpolating method suppresses jitters caused by a boundary of the fine and coarse delays. A 512-Mb test device is fabricated using a 0.13-Μm DRAM process technology, in which skew and jitter suppressed 667-Mb/s (333-MHz) DDR operation has been verified.
机译:本文介绍了一种全数字延迟锁定环(DLL)架构,该架构可用于超过667 Mb / s的双倍数据速率(DDR)类型的SDRAM,从而抑制了偏斜和抖动。引入了两种新颖的副本调整技术,其中通过分层相位比较体系结构和带有慢速测试器的副本检查方法来减少由时钟输入和数据输出电路引起的时序偏斜。此外,改进的相位内插方法抑制了由细延迟和粗延迟的边界引起的抖动。使用0.13μmDRAM工艺技术制造了512 Mb的测试设备,其中已验证了偏斜和抖动抑制的667 Mb / s(333 MHz)DDR操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号